SLRN2145001DFBCG datasheet, PDF

Datasheet> All Categories > Passive components> The resistor> SLRN2145001DFBCG

SLRN2145001DFBCG: DescriptionArray/Network Resistor, Isolated, Thin Film, 0.1W, 145000ohm, 0.5% +/-Tol, -25,25ppm/Cel, 1015,; CategoryPassive components The resistor; File Size233KB，3 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

SLRN2145001DFBCG Overview

Array/Network Resistor, Isolated, Thin Film, 0.1W, 145000ohm, 0.5% +/-Tol, -25,25ppm/Cel, 1015,

SLRN2145001DFBCG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Vishay
Reach Compliance Code	unknown
structure	Single Layer
JESD-609 code	e4
Network Type	Isolated
Number of terminals	4
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	0.64 mm
Package length	2.56 mm
Package form	SMT
Package width	3.84 mm
Rated power dissipation(P)	0.1 W
resistance	145000 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	SLR
size code	1015
technology	THIN FILM
Temperature Coefficient	-25,25 ppm/°C
Terminal surface	Gold (Au) - with Nickel (Ni) barrier
Tolerance	0.5%

SLRN2145001DFBCG Preview

SLR

Vishay Electro-Films

Single Layer Resistor Carrier Networks

FEATURES

•

Standard sizes 0.100, 0.150, 0.210 wide

•

Custom sizes up to 0.500 inches x 0.500 inches

•

Pad count to 36

Product may not

be to scale

•

Mixed values to 500 kΩ

•

Multiple reference resistor groups

•

Ratio tolerance to ± 0.01 %

•

Ratio TCR’s to ± 1 ppm/°C

•

Nichrome resistor material standard. Tantalum nitride

available, consult factory

•

Custom pad spacing 0.025 inches or greater

SLR (Single Layer Resistor Carrier) networks are offered to provide the user with a leadless device that maximizes board density

while maintaining tight ratio tolerances and TCR tracking. Pads are provided top and bottom connected by edge castellations for

ease of visual solder joint inspection. Resistors can be covered with Vishay Electro-Films (EFI) proprietary thermal set plastic

for physical protection or left uncoated to facilitate user trimming.

SLR’s are provided with 0.050 inches standard contact spacing; however, 0.025 inches contact spacing is also available. The

standard contact metallization is gold flash over nickel plate. Solder coated contacts can be provided if preferred. Custom

configurations, values, and tolerance combinations are available with fast turnaround.

PRODUCT CAPABILITIES

Resistance Range

Absolute Resistance Tolerance

Resistance Ratio Tolerance

Absolute TCR

Ratio TCR

Absolute Resistor Stability (Mean)*

Ratio Resistor Stability (Mean)*

Package Power Dissipation

Temperature Range

to 500 kΩ

± 1 % to ± 0.05 %

± 0.1 % to ± 0.01 %

± 50 ppm/°C; available to ± 10 ppm/°C

± 5 ppm/°C; available to ± 1 ppm/°C

300 ppm/1000 hours at 125 °C (typical)

18 ppm/1000 hours at 125 °C (typical)

100 mW/Res at 70 °C, 50 mW/125 °C

0 °C to + 70 °C, - 40 °C to + 85 °C, - 55 °C to + 125 °C

The SLR construction allows for a wide selection of special sizes and shapes with rapid turnaround and low NRE costs. The holes

for the edge castellations are laser drilled into a multiple-up, large area substrates in-house prior to metallization. This permits

new configurations with only laser software and a mask set.

Custom parts can be provided with combinations of features listed:

Any combination of resistor values between 100

and 100 kΩ in the standard sizes.

Custom resistor network patterns (no crossovers).

A wide variety of rectangular sizes and shapes with contact pads on two to four sides.

Pad center-to-center spacings from 0.025 inches (0.635 mm) and larger.

Uncoated to permit customer trimming.

PACKAGED

PRODUCTS

NETWORKS

Document Number: 61068

Revision: 09-Mar-07

For technical questions, contact: efi@vishay.com

www.vishay.com

131

SLR

Vishay Electro-Films

OUTLINE DRAWING

DIMENSIONS

in inches [millimeters]

Single Layer Resistor Carrier Networks

Centers

0.025

[0.64]

0.050

[1.28]

0.100

[2.54]

0.100

[2.54]

0.150

[3.84]

0.210

[5.37]

0.015

[0.38]

0.030

[0.76]

0.030

[0.76]

0.030

[0.76]

0.025

[0.64]

0.050

[1.28]

0.050

[1.28]

0.050

[1.28]

0.015

[0.38]

0.015

[0.38]

0.025

[0.64]

0.025

[0.64]

0.020

[0.51]

0.020

[0.51]

0.020

[0.51]

0.020

[0.51]

0.050

[1.28]

0.050

[1.28]

PIN 1

* 0.025 inches [0.64 mm] per resistor, 2 to 18 pads.

** 0.050 inches [1.28 mm] per resistor, 2 to 18 pads.

Resistor

Area

Single Layer 16 Pin Chip Carrier

Chip measures 0.300 inches x 0.300 inches.

Castellations are on 0.050 inches (1.27 mm) centers.

(Special Order)

Standard Pitch: Castellations are

on 0.050 inches (1.27 mm) centers

(0.025 inch pitch special order)

ORDERING INFORMATION

Example: SLRC-4-10000-1-B-F-D-C-G, 8 Lead 0.100 wide, with 4 Identical 100 kΩ Isolated Resistors, Absolute Tolerance: 0.1 %, Ratio

Tolerance: 0.1 %, Absolute TCR: 50 ppm/°C, Ratio TCR: 2 ppm/°C, Gold Termination

SLR

MODEL

WIDTH

10 000

NUMBER

RESISTANCE

VALUE

ABSOLUTE

VALUE

MULTIPLIER TOLERANCE

RESISTORS

ALL SAME

VALUE

(5 Significant

Digits)

= 0.001

= 0.01

= 0.1

= 1.0

= 10.0

= 100.0

= 0.05

= 0.1

= 0.2

= 0.5

= 1.0

= 2.0

= 5.0

= 10.0

= 20.0

RATIO

TOLERANCE

ABSOLUTE TCR. RATIO TCR TERMINATION

PPM/°C

= 100

= 150

= 210

PACKAGED

PRODUCTS

NETWORKS

(To R1)

= 0.005

= 0.010

= 0.025

= 0.050

= 0.100

= 0.250

= 0.500

= 1.000

= N/A

= 10

= 25

= 50

= 100

= 10

= N/A

= Ni/Gold

= Solder

Coated

NOTE:

Factory will covert order number into final part number.

For special value combinations and pin outs consult Application Engineer

www.vishay.com

132

For technical questions, contact: efi@vishay.com

Document Number: 61068

Revision: 09-Mar-07

Legal Disclaimer Notice

Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf

(collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein

or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any

information provided herein to the maximum extent permitted by law. The product specifications do not expand or

otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed

therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this

document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless

otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such

applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting

from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding

products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000

Revision: 18-Jul-08

www.vishay.com

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

How to use "virtual short" and "virtual break" to analyze op amp circuits

Bias and degaussing oscillation circuit of monophonic recorder

Inductor dimmer circuit

Counting type 10-key keyboard encoding, decoding and display circuit

Integrated regulated power supply with positive and negative output voltage tracking Part 2

Silicon voltage regulator circuit

Download "FPGA Application Development Introduction and Typical Examples" pdf: Huaqing Yuanjian 10th Anniversary Special, Well Worth Reading...; 疾风追马 FPGA/CPLD

Question about TBSSEL_2: P4DIR|= BIT1+BIT2+BIT3+BIT4; // P1.2 P1.3 outputP4SEL|= BIT1+BIT2+BIT3+BIT4; // P1.2 TA1 mode P1.3 TA2 modeTBCTL = TBSSEL_2+MC_1+ID_3 ; // SMCLK, clear Tar, start Timer_B in incremental mode, divide b...; t_shaojun126 Microcontroller MCU

Recruiting Windows CE application development engineers in Shenzhen: Our company is recruiting engineers who are familiar with Windows CE application development or proficient in Win32 application development. Fresh graduates are not limited. pz_forever@126.com provide...; weishutian Embedded System

Don't brick my power supply: [i=s]This post was last edited by okhxyyo on 2015-10-26 13:15[/i] [align=left]Reposted from deyisupport[/align] [align=left][b]Author: [/b][b]Vaibhav Desai [/b][b]and [/b][b]Ian Bower[/b][/align][alig...; okhxyyo Analogue and Mixed Signal

fpga key debounce: When you use an oscilloscope to look at the signal input to the FPGA when a key is pressed, you can see obvious jitter. The key is usually pulled up to 1, which is 1 when not pressed. However, when it...; eeleader FPGA/CPLD

About Helper2416 sd burning uboot problem: I used IROM_Fusing_Tool to program the display successfully, but there was nothing in the TF card. The TF card was connected to the computer with a USB card reader....; cattle Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components