EEWORLDEEWORLDEEWORLD

Part Number

Search

EH3645TTS-66.666M

Description
CMOS, Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 3.3Vdc 4 Pad 3.2mm x 5.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 3.3Vdc 4 Pad 3.2mm x 5.0mm Ceramic Surface Mount (SMD)
CategoryPassive components    oscillator   
File Size184KB,5 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance
Download Datasheet Parametric View All

EH3645TTS-66.666M Overview

CMOS, Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 3.3Vdc 4 Pad 3.2mm x 5.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 3.3Vdc 4 Pad 3.2mm x 5.0mm Ceramic Surface Mount (SMD)

EH3645TTS-66.666M Parametric

Parameter NameAttribute value
Brand NameEcliptek
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerECLIPTEK
Parts packaging codeSMD 3.2mm x 5.0mm
Contacts4
Manufacturer packaging codeSMD 3.2mm x 5.0mm
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; BULK
maximum descent time6 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial numberEH36
Installation featuresSURFACE MOUNT
Nominal operating frequency66.666 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVCMOS
Output load30 pF
physical size3.2mm x 5.0mm x 1.3mm
longest rise time6 ns
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)

EH3645TTS-66.666M Preview

EH3645TTS-66.666M
EH36 45
Series
RoHS Compliant (Pb-free) 3.3V 4 Pad 3.2mm x 5mm
Ceramic SMD LVCMOS High Frequency Oscillator
Frequency Tolerance/Stability
±50ppm Maximum
Operating Temperature Range
0°C to +70°C
RoHS
Pb
Nominal Frequency
66.666MHz
T TS -66.666M
Pin 1 Connection
Tri-State (High Impedance)
Duty Cycle
50 ±5(%)
ELECTRICAL SPECIFICATIONS
Nominal Frequency
Frequency Tolerance/Stability
66.666MHz
±50ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the
Operating Temperature Range, Supply Voltage Change, Output Load Change, 1st Year Aging at 25°C,
Shock, and Vibration)
±5ppm/year Maximum
0°C to +70°C
3.3Vdc ±0.3Vdc
35mA Maximum (No Load)
2.7Vdc Minimum (IOH = -8mA)
0.5Vdc Maximum (IOL = +8mA)
6nSec Maximum (Measured at 20% to 80% of waveform)
50 ±5(%) (Measured at 50% of waveform)
30pF Maximum
CMOS
Tri-State (High Impedance)
70% of Vdd Minimum to enable output, 20% of Vdd Maximum to disable output, No Connect to enable
output.
±250pSec Maximum, ±100pSec Typical
±50pSec Maximum, ±40pSec Typical
10mSec Maximum
-55°C to +125°C
Aging at 25°C
Operating Temperature Range
Supply Voltage
Input Current
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
Rise/Fall Time
Duty Cycle
Load Drive Capability
Output Logic Type
Pin 1 Connection
Tri-State Input Voltage (Vih and Vil)
Absolute Clock Jitter
One Sigma Clock Period Jitter
Start Up Time
Storage Temperature Range
ENVIRONMENTAL & MECHANICAL SPECIFICATIONS
Fine Leak Test
Gross Leak Test
Mechanical Shock
Resistance to Soldering Heat
Resistance to Solvents
Solderability
Temperature Cycling
Vibration
MIL-STD-883, Method 1014, Condition A
MIL-STD-883, Method 1014, Condition C
MIL-STD-202, Method 213, Condition C
MIL-STD-202, Method 210
MIL-STD-202, Method 215
MIL-STD-883, Method 2003
MIL-STD-883, MEthod 1010
MIL-STD-883, Method 2007, Condition A
www.ecliptek.com | Specification Subject to Change Without Notice | Rev C 2/16/2010 | Page 1 of 5
EH3645TTS-66.666M
MECHANICAL DIMENSIONS (all dimensions in millimeters)
PIN
1
2
3
4
CONNECTION
Tri-State
Ground/Case Ground
Output
Supply Voltage
3.20
±0.20
MARKING
ORIENTATION
1.14
1.0
All Tolerances are ±0.1
1.20 ±0.20 (x4)
1.00 ±0.20 (x4)
4
5.00
±0.20
2.54
±0.15
3
1.3
MAX
2.20
±0.15
2
1
1.20
±0.20
(x4)
LINE MARKING
1
E66.666
E=Ecliptek Designator
Suggested Solder Pad Layout
All Dimensions in Millimeters
1.2 (X4)
1.4 (X4)
Solder Land
(X4)
www.ecliptek.com | Specification Subject to Change Without Notice | Rev C 2/16/2010 | Page 2 of 5
EH3645TTS-66.666M
OUTPUT WAVEFORM & TIMING DIAGRAM
TRI-STATE INPUT
V
IH
V
IL
CLOCK OUTPUT
V
OH
80% of Waveform
50% of Waveform
20% of Waveform
V
OL
OUTPUT DISABLE
(HIGH IMPEDANCE
STATE)
t
PLZ
Fall
Time
Rise
Time
T
W
T
Duty Cycle (%) = T
W
/T x 100
t
PZL
Test Circuit for CMOS Output
Oscilloscope
Frequency
Counter
+
+
Power
Supply
_
+
Voltage
Meter
_
Current
Meter
_
Supply
Voltage
(V
DD
)
Probe
(Note 2)
Output
0.01µF
(Note 1)
0.1µF
(Note 1)
Ground
C
L
(Note 3)
No Connect
or Tri-State
Note 1: An external 0.1µF low frequency tantalum bypass capacitor in parallel with a 0.01µF high frequency
ceramic bypass capacitor close to the package ground and V
DD
pin is required.
Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth
(>300MHz) passive probe is recommended.
Note 3: Capacitance value C
L
includes sum of all probe and fixture capacitance.
www.ecliptek.com | Specification Subject to Change Without Notice | Rev C 2/16/2010 | Page 3 of 5
EH3645TTS-66.666M
Recommended Solder Reflow Methods
T
P
Critical Zone
T
L
to T
P
Ramp-up
Ramp-down
Temperature (T)
T
L
T
S
Max
T
S
Min
t
S
Preheat
t 25°C to Peak
t
L
t
P
Time (t)
High Temperature Infrared/Convection
T
S
MAX to T
L
(Ramp-up Rate)
Preheat
- Temperature Minimum (T
S
MIN)
- Temperature Typical (T
S
TYP)
- Temperature Maximum (T
S
MAX)
- Time (t
S
MIN)
Ramp-up Rate (T
L
to T
P
)
Time Maintained Above:
- Temperature (T
L
)
- Time (t
L
)
Peak Temperature (T
P
)
Target Peak Temperature (T
P
Target)
Time within 5°C of actual peak (t
p
)
Ramp-down Rate
Time 25°C to Peak Temperature (t)
Moisture Sensitivity Level
3°C/second Maximum
150°C
175°C
200°C
60 - 180 Seconds
3°C/second Maximum
217°C
60 - 150 Seconds
260°C Maximum for 10 Seconds Maximum
250°C +0/-5°C
20 - 40 seconds
6°C/second Maximum
8 minutes Maximum
Level 1
www.ecliptek.com | Specification Subject to Change Without Notice | Rev C 2/16/2010 | Page 4 of 5
EH3645TTS-66.666M
Recommended Solder Reflow Methods
T
P
Critical Zone
T
L
to T
P
Ramp-up
Ramp-down
Temperature (T)
T
L
T
S
Max
T
S
Min
t
S
Preheat
t 25°C to Peak
t
L
t
P
Time (t)
Low Temperature Infrared/Convection 240°C
T
S
MAX to T
L
(Ramp-up Rate)
Preheat
- Temperature Minimum (T
S
MIN)
- Temperature Typical (T
S
TYP)
- Temperature Maximum (T
S
MAX)
- Time (t
S
MIN)
Ramp-up Rate (T
L
to T
P
)
Time Maintained Above:
- Temperature (T
L
)
- Time (t
L
)
Peak Temperature (T
P
)
Target Peak Temperature (T
P
Target)
Time within 5°C of actual peak (t
p
)
Ramp-down Rate
Time 25°C to Peak Temperature (t)
Moisture Sensitivity Level
5°C/second Maximum
N/A
150°C
N/A
60 - 120 Seconds
5°C/second Maximum
150°C
200 Seconds Maximum
240°C Maximum
240°C Maximum 1 Time / 230°C Maximum 2 Times
10 seconds Maximum 2 Times / 80 seconds Maximum 1 Time
5°C/second Maximum
N/A
Level 1
Low Temperature Manual Soldering
185°C Maximum for 10 seconds Maximum, 2 times Maximum.
High Temperature Manual Soldering
260°C Maximum for 5 seconds Maximum, 2 times Maximum.
www.ecliptek.com | Specification Subject to Change Without Notice | Rev C 2/16/2010 | Page 5 of 5
Set regional rules for allegro pcb design
[size=4]What is a region rule? As the name implies, it is to set the routing rules within a specified region. There are two steps to complete the region rule setting: the first step: setting the rules...
Jacktang PCB Design
MSP430+NRF2401 code, first good analysis
[align=left][color=#000][font=宋体][size=12px]Source insight is more convenient for reading unfamiliar codes. I just started using it and it is still in the honeymoon period. I always think this tool is...
qinkaiabc Microcontroller MCU
FPGA Moving Target Tracking
I am currently working on FPGA motion target tracking. I would like to find friends who have experience in this area. I hope you can give me some advice. qq398893820...
jokeboy999 FPGA/CPLD
[AT-START-F403A Evaluation] Part 2 FreeRTOS system IAR environment clock configuration and serial port DMA implementation are completely pri...
[i=s]This post was last edited by uuxz99 on 2020-10-3 21:08[/i]【AT-START-F403A Review】 Part 2: FreeRTOS system implements full printf function based on IAR environment clock configuration and serial p...
uuxz99 Domestic Chip Exchange
Comprehensive Comparison between FPGA and DSP
1) Internal resources FPGA focuses on designing hardware circuits with a certain function . The internal resources are tiny units such as VersaTiles (Actel FPGA). The internal units of FPGA are initia...
eeleader FPGA/CPLD
DSP2833x_Headers_nonBIOS.cmd
MEMORY {PAGE 0:/* Program Memory */PAGE 1:/* Data Memory */DEV_EMU: origin = 0x000880, length = 0x000180/* device emulation registers */FLASH_REGS: origin = 0x000A80, length = 0x000060/* FLASH registe...
Jacktang Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1601  1698  311  2268  1256  33  35  7  46  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号