EEWORLDEEWORLDEEWORLD

Part Number

Search

1210N200J501LDR

Description
Ceramic Capacitor, Multilayer, Ceramic, 500V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00002uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size110KB,2 Pages
ManufacturerNovacap
Websitehttps://www.novacap.eu/en/
Environmental Compliance
Download Datasheet Parametric View All

1210N200J501LDR Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00002uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT

1210N200J501LDR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerNovacap
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.00002 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
Manufacturer's serial number1210
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingBULK
positive tolerance5%
Rated (DC) voltage (URdc)500 V
surface mountNO
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal shapeWIRE
RADIAL LEADED - COMMERCIAL
NOVACAP RoHS compliant small case Radial Leaded Capacitors are available in COG, X7R and X8R
characteristics. Conformal coating and lead mounting provide a rugged configuration for optimum
performance, with high capacitance efficiency per KV rating. Units are designed for commercial/industrial
use to 5 KV, with application in power supply and voltage multiplier circuits. High reliability versions with
restricted capacitance ranges are also available. Please refer to other NOVACAP literature, or consult the
factory.
LEAD CONFIGURATION AND SIZE OPTIONS
W
W
H
LEAD STYLE
H
HS
LEAD STYLE
LE
P
L
LB
P
L
AVAILABLE
IN SIZES
0805
1812
S
AVAILABLE
IN SIZE
2225
S
W
W
H
HS
LEAD STYLE
LD
102K
2000V
&
LQ
H
HS
LEAD STYLE
LR
AVAILABLE
IN SIZE
1206
P
L
S
LD AVAILABLE
103K
IN
1
SIZES
000V
0805
1206
1210
LQ -1206 only
P
L
S
LEAD STYLE
LE
0805
.150 (3.81)
.150 (3.81)
.100 (2.54)
.200 (5.08)
.100 (2.54)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LD
0805
.150 (3.81)
.150 (3.81)
.100 (2.54)
.250 (6.35)
.200 (5.08)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LR
1206
.200 (5.08)
.150 (3.81)
.125 (3.18)
.250 (6.35)
.100 (2.54)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LD
1206
.200 (5.08)
.150 (3.81)
.125 (3.18)
.250 (6.35)
.200 (5.08)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LQ
1206
.200 (5.08)
.150 (3.81)
.125 (3.18)
.250 (6.35)
.250 (6.35)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LD
1210
.200 (5.08 )
.200 (5.08)
.175 (4.45)
.300 (7.62)
.200 (5.08)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LE
1812
.300 (7.62)
.250 (6.35)
.200 (5.08)
.350 (8.89)
.200 (5.08)
.025 (0.635)
1.00 (25.4)
.060 (1.50)
LB
2225
.350 (8.89)
.350 (8.89)
.200 (5.08)
.500 (12.70)
.200 (5.08)
.025 (0.635)
1.00 (25.4)
.060 (1.50)
SIZE
W MAX.
H MAX.
T MAX.
HS MAX.
S +/- .020
WD +/- .002
L MIN.
P MAX.
Dimensions in inches; bracketed dimensions in millimeters.
46
Catalog 09-08-PC
w w w .
N
O
V
A C A P
. c om
dsp28335 Ecap Summary
1. The pulse capture module is used to capture the rising and falling edges of the pulse quantity, and then the pulse width and duty cycle are calculated. 2.6 groups of ecap modules can also be used a...
灞波儿奔 Microcontroller MCU
Motor drive control essence summary post
Since the establishment of this board, many netizens have posted many very valuable posts here. Xiaoguan took advantage of this epidemic to read the posts of this board in the past two years while sta...
高进 Robotics Development
Smart gloves based on ST AMG SensorTile
Attached source code link: [url=https://github.com/0rig1n/ST-AMG-Sensortile-Development.git]https://github.com/0rig1n/ST-AMG-Sensortile-Development.git[/url][media=x,500,375]https://training.eeworld.c...
奥利晶 MEMS sensors
Application of PLL clock in FPGA
Which of the CYCLONE II FPGA's PLL _outN and PLL_OUTP can be used as the output clock for direct use by external devices? My understanding is that the FPGA outputs a differential PLL clock, not a usab...
eeleader FPGA/CPLD
Preliminary analysis of the G problem of the electronic competition
For reference only I am moving house recently and all the instruments and equipment have been packed, so there is no actual testing and debugging. This plan is for reference only. I made this transcei...
RF-刘海石 Electronics Design Contest
Does JLINK support STM8 simulation download?
Does stvd support JLINK emulation? If so, how should it be set up?...
boesdt stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2866  2072  1505  290  845  58  42  31  6  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号