EEWORLDEEWORLDEEWORLD

Part Number

Search

Q9.0-SS2-32-50/50-T1-LF

Description
Parallel - Fundamental Quartz Crystal, 9MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size3MB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Environmental Compliance  
Download Datasheet Parametric View All

Q9.0-SS2-32-50/50-T1-LF Overview

Parallel - Fundamental Quartz Crystal, 9MHz Nom, ROHS COMPLIANT PACKAGE-2

Q9.0-SS2-32-50/50-T1-LF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1539871858
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT CUT
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.005%
frequency tolerance50 ppm
JESD-609 codee2
load capacitance32 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency9 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL11.35XB4.65XH2.5 (mm)/L0.447XB0.183XH0.098 (inch)
Series resistance15 Ω
surface mountNO
Terminal surfaceTin/Copper (Sn/Cu)
Quartz Crystal · SS2
- Pin Type Crystal, 11.35 x 4.65 mm
- wave soldering temperature: 260 °C max.
- package height 2.5 mm max.
actual size
2011/65/EC
RoHS
RoHS compliant
Pb free
REACH
compliant
Conflict
mineral free
GENERAL DATA
TYPE
frequency range fund. AT-cut
3rd OT AT-cut
fund. BT-cut
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
O
storage temperature
shock resistance
drive level max.
aging
DIMENSIONS
2.5 max.
12.0 min.
4.65
±0.1
SS2
4.0 ~33.0 MHz
ask for availability
ask for availability
±20 ppm / ±30 ppm / ±50 ppm
12 pF ~ 32 pF or series
< 5 pF
-40 °C ~ +125 °C
> 100 g (half sine pulse, 0.6 ms)
500 µW (100 µW recommended)
< ±5 ppm first year
ESR (SERIES RESISTANCE RS)
frequency
in MHz
4.0 ~ 5.999
6.0 ~ 6.999
7.0 ~ 7.999
8.0 ~ 8.999
9.0 ~ 13.999
14.0 ~ 33.000
ask
ask
vibration
mode
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
3rd OT - AT
fund. - BT
ESR max.
in ½
80
70
50
50
35
30
(100)
(50)
ESR typ.
in ½
60
35
25
25
15
10
(60)
(20)
TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE
±20
ppm
±30
ppm
±50
ppm
±100
ppm
±150
ppm
+10/-100
ppm
 
BT-cut
-20 °C ~ +70 °C STD.
11.35 max.
10.5 max.
-40 °C ~ +85 °C T1
-40 °C ~ +105 °C T2
-40 °C ~ +125 °C T3
4.88
±0.2
0.43
+0.05
- 0.03
standard
available
ask, if available
in mm
AUTOMOTIVE APPLICATION NOTE
extended operating temperatures up to +125 °C
ORDER INFORMATION
Q
Quartz
frequency
4.0 ~ 33.0 MHz
type
SS2
load capacitance
in pF
12 pF ~ 32 pF
S for series
tolerance at
25 °C
30 = ±30 ppm std
20 = ±20 ppm
50 = ±50 ppm
stability vs.
temp. range
see table
blank =
T1 =
T2 =
T3 =
FU =
3OT =
BT =
TR =
TA =
KIS =
LL =
PT =
option
-20 °C ~ +70 °C
-40 °C ~ +85 °C
-40 °C ~ +105 °C
-40 °C ~ +125 °C
for fund. frequencies ≥ 20 MHz
3rd overtone (if available)
fundamental BT-cut (if available)
taped
taped, ammo pack
insulation spacer
lead length in mm
plastic tray
Example: Q 30.0-SS2-30-30/50-FU-LF
(Suffix LF = RoHS compliant / Pb free pins)
25032019
Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:
full found under: www.jauch.com
info@jauch.com
All specifications are subject to change without notice
www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com
Summer, are you lazy?
When the weather is hot, you can grill directly on the stones. But sitting in front of the computer seems too lazy, right?...
zqjqq88 Talking
Wince burning problem
I rebooted after burning wince's nboot. I got this error: wince nand boot v1.00 mar 22 2007 00:02:34 picture boot wince nand boot v1.00 mar 22 2007 12:25:45 dwEntry is 0x00000001 ECC ERROR: 0x00000020...
zhang_shuai2005 Embedded System
STM8ADC and GPIO operation questions
STM8S105K6PB0PB1 > GPIO outputPB2The problem I am facing now is that after AIN2 ADC is initialized, AIN2 can collect data normally, but the PB0 status cannot be read. Have I encountered another BUG......
caobenda stm32/stm8
I use ATmega32's JTAG, why does the connection always fail? ? Please help
I use ATmega32 JTAG. First of all, the circuit is correct. I have verified it many times. The chip is also new. In addition, Jtag ports 1, 3, 5, and 9 are all connected to pull-up resistors. When prog...
zixialong Microchip MCU
[TI's First Low Power Design Competition] Micro LCR Tester - Hardware Part 4
This article will introduce the power supply part of LCRThe figure above is the principle block diagram of the power supply part. The right side is a typical single-button switch circuit. The switch i...
snoweaglemcu Microcontroller MCU
In 44B0, after an interrupt comes, I_ISPR in HandlerIRQ is 0. What should I do?
The host computer uses 44B0, and communicates with the lower computer through UART1 (RS485, baud rate 4800). The lower computer sends 32 bytes every 400 milliseconds, and the host computer responds wi...
chennan Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2112  2579  2104  2222  2482  43  52  45  50  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号