EEWORLDEEWORLDEEWORLD

Part Number

Search

561-1.544M-5ENP220B-TR

Description
HCMOS/TTL Output Clock Oscillator, 1.544MHz Nom, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size129KB,2 Pages
ManufacturerOscilent
Websitehttp://www.oscilent.com
Environmental Compliance
Download Datasheet Parametric View All

561-1.544M-5ENP220B-TR Overview

HCMOS/TTL Output Clock Oscillator, 1.544MHz Nom, SMD, 6 PIN

561-1.544M-5ENP220B-TR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerOscilent
package instructionSMD, 6 PIN
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; TR
Maximum control voltage4.5 V
Minimum control voltage0.5 V
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate100 ppm
frequency stability50%
linearity20%
Installation featuresSURFACE MOUNT
Nominal operating frequency1.544 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeHCMOS/TTL
physical size7.5mm x 5.08mm x 1.96mm
longest rise time10 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry60/40 %
Oscilent Corporation | 561 Series VCXO - Voltage Control Crystal Oscillator
Page 1 of 2
VCXO Surface Mount
Series Number
Package
Description
Last Modified
561
FEATURES
- 2.0mm low profile
- Wave form symmetry of 40/60%
- SMD Version 6 Pad
- 3.3V operation (optional)
- Tape and Reel
- RoHs / Lead Free compliant
5 x 7 Ceramic 6 Pad
HCMOS / TTL
Jan. 01 2007
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Output Logic
Input Voltage (VDD)
Frequency Range (f
O
)
Operating Temperature (T
OPR
)
Storage Temperature (T
STG
)
Overall Frequency Stability
CONDITIONS
-
-
-
-
-
a+b+c+d
(a) Frequency Tolerance
(b) Temperature Stability
(c) Input Voltage Stability
(d) Load Stability
Input Current (I
DD
)
Aging
Rise Time (T
R
) / Fall Time (T
F
)
Pin 1 Control Voltage Range
Output Voltage High "1" VOH
Output Voltage Low "0" VOL
Duty Cycle
Start-Up Time (T
S
)
Jitter
Linearity
-
@ 25°C
-
-
TTL Load
HCMOS Load
TTL Load
HCMOS Load
-
-
(One Sigma)
-
2.7 min.
0.4 max.
0.5 max.
50 ±10 (Std.) / 50 ±5 (Option)
10 max.
±25 max.
±20 (Std.) / ±10 (Option)
CHARACTERISTICS
HCMOS / TTL Output
3.3 ±10%
1.5440 ~ 52.0
0 ~ +70 (Std.) / -40 ~ 85 (Option)
-55 ~ +125
±20, ±25, ±50, ±100 max.
Inclusive of Overall Stability
Inclusive of Overall Stability (Operating Temperature)
Inclusive of Overall Stability (VDD ±5%)
Inclusive of Overall Stability (RL ±5%)
10 ~ 25 max.
±3 max.
10 max. (0.4V to 2.4V / TTL; Waveform / HCMOS)
1.65 ±1.35
2.4 min.
VDD-0.5 min.
2.5 ±2
15 ~ 35 max.
5.0 ±10%
UNITS
-
VDC
MHz
°C
°C
PPM
-
-
-
-
mA
PPM/Y
nS
V
VDC
VDC
%
ms
ps
%
How to disable the low battery warning in Windows?
How to disable the system's automatic pop-up low battery warning in Wince! Because we made a shell ourselves, we need to disable all the system's automatic pop-up messages, otherwise the interface wil...
nettop Embedded System
Is there anyone who makes MP4? Please tell me the following question
I would like to ask the engineers who make MP4, when you do power management, do you use the charging circuit, DC/DC, and LDO in one circuit, or separately, or does the main chip include the charging ...
linearchina Embedded System
Graduation Project - Temperature Automatic Control System Based on Single Chip Microcomputer (DS18B20)
It's urgent. The first draft is due on the 16th. Please help me, XDJM....
zigo MCU
I would like to ask a question about wireless routing. Please help me.
Sorry for the jokes~~~ [u] Question 1: What wireless technology do wireless routers generally use? Question 2: What CPU and OS do wireless routers from manufacturers like CISCO, Huawei, TPLINK, D-LINK...
hxuan Embedded System
How to connect 3-wire I2S and 4-wire I2S?
When doing a project, I used STM32 and voice chip WM8974. The I2S interface of STM32 is standard 1. LRCLK 2. BCLK 3. SD, but the interface of WM8974 is 1. LRCLK 2. BCLK 3. VIN 4. VOUT. How to connect ...
fund123 Embedded System
How to realize the shaping of pulse signal in FPGA
The FPGA is used to collect frequency pulses, but the rising edge of the incoming pulse square wave rises too slowly. Since the FPGA clock is fast, the intermediate value will be collected. How can I ...
jasonshows FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 55  922  1161  1248  1834  2  19  24  26  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号