882110 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> 882110

882110: Description5.08mm Pitch, Beau Eurostyle Low Profile; CategoryThe connector; File Size32KB，2 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home

Download Datasheet Parametric View All

882110 Overview

5.08mm Pitch, Beau Eurostyle Low Profile

882110 Parametric

Parameter Name	Attribute value
Maker	Molex
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	POLYAMIDE, 94V-0
Fastening method	SCREW
Manufacturer's serial number	39880
Installation type	BOARD
Number of layers	2
Rows	2
Number of channels	10
Rated current	13.5 A
Rated voltage	300 V
safety certificate	UL; CSA
Terminal and terminal strip types	MODULAR TERMINAL BLOCK
Conductor cross section	1.5 mm2
Wire gauge	14 AWG

Preview

Download Datasheet

View All

This document was generated on 12/22/2014

PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION

Part Number:

Status:

Overview:

Description:

39880-0510

Active

Eurostyle™ Terminal Blocks

5.08mm Pitch Beau™ Eurostyle™ Low Profile, Two Level Terminal Block, Modular, 10

Circuits

Documents:

3D Model

Drawing (PDF)

RoHS Certificate of Compliance (PDF)

Series

Agency Certification

CSA

LR25562

E48521

image - Reference only

EU RoHS

RoHS Compliant by

Exemption

REACH SVHC

Not Reviewed

Low-Halogen Status

Not Reviewed

China RoHS

General

Product Family

Series

Application

Component Type

Overview

Product Name

Type

UPC

Terminal Blocks

39880

N/A

One Piece

Eurostyle™ Terminal Blocks

Eurostyle™Multi-Level

Euro Block

756054541708

Need more information on product

environmental compliance?

Email productcompliance@molex.com

For a multiple part number RoHS Certificate of

Compliance, click here

Please visit the Contact Us section for any

non-product compliance questions.

Physical

Circuits (Loaded)

Entry Angle

Flammability

Lock to Mating Part

Number of Rows

Orientation

PC Tail Length

PCB Retention

PCB Thickness - Recommended

Panel Mount

Pitch - Mating Interface

Pitch - Termination Interface

Polarized to Mating Part

Shrouded

Stackable

Temperature Range - Operating

Wire Size AWG

Wire Size mm²

Horizontal

94V-0

None

Vertical

3.50mm

None

2.40mm

5.08mm

N/A

Fully

Yes

110°C

16, 18, 20, 22, 24, 26, 28, 30

0.20 - 1.50

Search Parts in this Series

39880Series

Electrical

Current - Maximum per Contact

Voltage - Maximum

13.5A

300V

Solder Process Data

Lead-free Process Capability

Wave Capable (TH only)

Material Info

Old Part Number

882110

Reference - Drawing Numbers

Sales Drawing

SD-39880-005

Recommended Resources

"Welcome" circuit c

Negative voltage converter to get -5 to -15V voltage from +5V power supply

Series voltage regulator circuit with electronic overload protection

555 infrared target game control circuit

Light emitting diode display TTL circuit

PS21255 bow and foot arrangement diagram

Teardown of Motorola's Q series reveals low-cost smartphones: Priced at only $199, Motorola's Q series smartphones have been popular with many users since they were first launched due to their low price. According to iSuppli's disassembly analysis, many top manu...; Felix Mobile and portable

Is it necessary to enroll in a training course to learn embedded software programming?: I posted this thread to ask, how do you become an embedded system expert? I am currently working on hardware. After each hardware test, the board is handed over to the software department for debuggin...; lingking Embedded System

Does anyone know how to use PPPoe on LM3S8962?: I want to use PPPoe protocol on 8962. Has anyone used it before? Is there any example?...; lee_jl Microcontroller MCU

FM24C04 and pcf8563 share bus conflict: [table=98%,rgb(238, 238, 238)] [tr][td][size=14px]FM24C04 and pcf8563 are connected to 60s2, sharing IIC bus. I connected the A1 pin of 24c04 to VCC, so its address should be 0xA4 (write) 0xA5 (read),...; liuw2010 Microchip MCU

Implementing Data Selector in VHDL: SIG_DOUT = SIG_DINS(SIG_IDX); --Multiple inputs, single output SIG_DOUTS(SIG_IDX) = SIG_DIN; --Single input, multiple outputCASE State ISWHEN IDLE=---- WHEN Delya=-- WHEN OTHERS=IF (SEL='1')A='1'; ELS...; eeleader FPGA/CPLD

Protel 99SE Application Technology Questions and Answers: [b]I clicked the wrong button just now, please forgive me!! [/b] [b]I am posting the common questions about Protel 99SE that I have accumulated [/b]...; 天道自然 PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components