QL24X32B-1CF208M/883 datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> QL24X32B-1CF208M/883

QL24X32B-1CF208M/883: DescriptionField Programmable Gate Array, 768-Cell, CMOS, CQFP208,; CategoryProgrammable logic devices Programmable logic; File Size298KB，8 Pages; ManufacturerQuickLogic Corporation; Websitehttps://www.quicklogic.com

Download Datasheet Parametric Compare View All

QL24X32B-1CF208M/883 Overview

Field Programmable Gate Array, 768-Cell, CMOS, CQFP208,

QL24X32B-1CF208M/883 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	QuickLogic Corporation
Reach Compliance Code	compliant
JESD-30 code	S-XQFP-F208
JESD-609 code	e0
Number of entries	180
Number of logical units	768
Output times	172
Number of terminals	208
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC
encapsulated code	GQFF
Encapsulate equivalent code	TPAK208,1.8SQ,25
Package shape	SQUARE
Package form	FLATPACK, GUARD RING
power supply	5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	0.635 mm
Terminal location	QUAD

QL24X32B-1CF208M/883 Preview

QL24x32B

pASIC

1 Family

Very-High-Speed CMOS FPGA

pASIC

HIGHLIGHTS

Very High Speed

– ViaLink

metal-to-metal programmable–via

antifuse technology, allows counter speeds over 150 MHz and logic

cell delays of under 2 ns.

High Usable Density

– An 24-by-32 array of 768 logic cells

provides 8,000 usable ASIC gates (14,000 PLD gates) in 144-pin

TQFP, 208-pin PQFP and 208-pin CQFP packages.

PCI-Output Drive

– Fully PCI 2.1 compliant input/output

capability. (including drive current)

Low-Cost, Easy-to-Use Design Tools

– Designs entered and

simulated using QuickLogic's new QuickWorks

development

environment, or with third-party CAE tools including Viewlogic,

Synopsys, Mentor, Cadence and Veribest. Fast, fully automatic place

and route on PC and workstation platforms using QuickLogic

software.

…8,000

usable ASIC gates,

180 I/O pins

pASIC 1

QL24x32B

Block Diagram

768 Logic Cells

= Up to 172 prog. I/O cells, 6 Input high-drive cells, 2 Input/Clk (high-drive) cells

4-31

QL24x32B

PRODUCT

SUMMARY

The QL24x32B is a member of the pASIC 1 Family of very-high-speed

CMOS user-programmable ASIC devices. The 768 logic cell field-

programmable gate array (FPGA) offers 8,000 usable ASIC gates

(equivalent to 14,000 PLD gates) of high-performance general-purpose

logic in 144-pin TQFP and 208-pin PQFP and CQFP packages.

Low-impedance, metal-to-metal, ViaLink interconnect technology

provides nonvolatile custom logic capable of operating above 150 MHz.

Logic cell delays under 2 ns, combined with input delays of under 1.5 ns

and output delays under 3 ns, permit high-density programmable devices

to be used with today’s fastest microprocessors and DSPs.

Designs can be entered using QuickLogic’s QuickWorks Toolkit or most

populart third-party CAE tools. QuickWorks combines Verilog/VHDL

design entry and simulation tools with device-specific place & route and

programming software. Ample on-chip routing channels allow fast, fully

automatic place and route of designs using up to 100% of the logic and

I/O cells, while maintaining fixed pin-outs

FEATURES

Total of 180 I/O pins

– 172 Bidirectional Input/Output pins

– 6 Dedicated Input/High-Drive pins

– 2 Clock/Dedicated input pins with fanout-independent, low-skew

clock networks

– PCI 2.1 Compliant I/Os

Input + logic cell + output delays under 6 ns

Chip-to-chip operating frequencies up to 110 MHz

Internal state machine frequencies up to 150 MHz

Clock skew < 0.5 ns

Input hysteresis provides high noise immunity

Built-in scan path permits 100% factory testing of logic and I/O cells

and functional testing with Automatic Test Vector Generation

(ATVG) software after programming

144-pin TQFP compatible with QL16x24B

0.65µ CMOS process with ViaLink programming technology

4-32

QL24x32B

Pinout

Diagram

144-pin TQFP

pASIC 1

4-33

QL24x32B

Pinout Diagram

208-pin PQFP/CQFP

PIN # 1

PIN # 157

pASIC

QL24X32B-1PQ208C

PIN # 105

PIN # 53

4-34

QL24x32B

PQFP/CQFP 208 Function/Connector Table

FUN

I/O

VCC

I/O

GND

I/O

GND

I/O

I/Sck

I/Clk

FUN

VCC

I/P

VCC

I/O

VCC

I/O

GND

I/O

FUN

I/O

GND

I/O

VCC

I/O

GND

I/O

GND

100

101

102

103

104

FUN

I/O

VCC

I/O

GND

I/O

VCC

I/O

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

FUN

I/O

VCC

I/O

GND

I/O

GND

I/O

I/SI

I/Clk

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

FUN

VCC

I/SO

VCC

I/O

VCC

I/O

GND

I/O

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

FUN

I/O

GND

I/O

VCC

I/O

GND

I/O

GND

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

FUN

I/O

VCC

I/O

GND

I/O

VCC

I/O

pASIC 1

4-35

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

QL24X32B-1CF208M/883 Related Products

	QL24X32B-1CF208M/883	QL24X32B-0CF208M/883	QL24X32B-1PQ208M/883	QL24X32B-0PQ208M/883
Description	Field Programmable Gate Array, 768-Cell, CMOS, CQFP208,	Field Programmable Gate Array, 768-Cell, CMOS, CQFP208,	Field Programmable Gate Array, 768-Cell, CMOS, PQFP208,	Field Programmable Gate Array, 768-Cell, CMOS, PQFP208,
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
Maker	QuickLogic Corporation	QuickLogic Corporation	QuickLogic Corporation	QuickLogic Corporation
Reach Compliance Code	compliant	compliant	compliant	compliant
JESD-30 code	S-XQFP-F208	S-XQFP-F208	S-PQFP-G208	S-PQFP-G208
JESD-609 code	e0	e0	e0	e0
Number of entries	180	180	180	180
Number of logical units	768	768	768	768
Output times	172	172	172	172
Number of terminals	208	208	208	208
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C
Package body material	CERAMIC	CERAMIC	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	GQFF	GQFF	QFP	QFP
Encapsulate equivalent code	TPAK208,1.8SQ,25	TPAK208,1.8SQ,25	QFP208,1.2SQ,20	QFP208,1.2SQ,20
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK, GUARD RING	FLATPACK, GUARD RING	FLATPACK	FLATPACK
power supply	5 V	5 V	5 V	5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Filter level	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B
Nominal supply voltage	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	FLAT	GULL WING	GULL WING
Terminal pitch	0.635 mm	0.635 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD

Recommended Resources

DC induction electrotherapy machine circuit

Touch type thyristor zero-crossing switch circuit diagram

Lead acid battery charger

555 motor phase failure overload protector circuit

Remote single wire control motor circuit

Computer motherboard circuit diagram 815 4_10

Three-day experience with the smart wearable device Withings pulse: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:52[/i]Last Thursday, I got a smart wearable device called withings pulse (:) It was my first time using it and it was quite refreshing)...; RichCastle Mobile and portable

How to access user mode variables from within a driver?: Now there is a driver foo.sys and a user program client.exe, and I want to implement the following function: when a specific event occurs in the driver, I need to send a message to inform the client p...; esvive Embedded System

In microcomputers, what bus protocol does the ISA bus use?: In microcomputers, what bus protocol does the ISA bus use? Thank you...; zzc_opk Embedded System

The Principle of DDS Technology and the Application of AD9850: [i=s]This post was last edited by paulhyde on 2014-9-15 03:32[/i] It is applied to DDS using 9850....; s704044270 Electronics Design Contest

cortex-m3_μcos-ii porting template: cortex-m3_μcos-ii porting template [[i] This post was last edited by beyondvv on 2010-10-25 21:42 [/i]]...; beyondvv Microcontroller MCU

FPGA Learning Notes-----FPGA Competition Adventure: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components