EEWORLDEEWORLDEEWORLD

Part Number

Search

AP34063SG-13

Description
Switching Regulator, 1.6A, 100kHz Switching Freq-Max, PDSO8, GREEN, SOP-8
CategoryPower/power management    The power supply circuit   
File Size207KB,11 Pages
ManufacturerDiodes Incorporated
Environmental Compliance
Download Datasheet Parametric Compare View All

AP34063SG-13 Overview

Switching Regulator, 1.6A, 100kHz Switching Freq-Max, PDSO8, GREEN, SOP-8

AP34063SG-13 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?conform to
MakerDiodes Incorporated
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codeunknown
ECCN codeEAR99
Analog Integrated Circuits - Other TypesSWITCHING REGULATOR
Maximum input voltage40 V
Minimum input voltage3 V
Nominal input voltage5 V
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length4.9 mm
Number of functions1
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output current1.6 A
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.75 mm
surface mountYES
Switch configurationBUCK-BOOST
Maximum switching frequency100 kHz
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width3.9 mm

AP34063SG-13 Preview

AP34063
UNIVERSAL DC/DC CONVERTER
Features
Operation from 3.0V to 40V Input
Low Standby Current
Current Limiting
Output Switch Current to 1.6A
Output Voltage Adjustable
Frequency Operation to 100 kHz
Precision 2% Reference
Lead Free packages: SOP-8L and PDIP-8L (Note 1)
SOP-8L: Available in “Green” Molding Compound
(No Br, Sb)
Lead Free Finish/RoHS Compliant (Note 2)
Description
The AP34063 Series is a monolithic control circuit containing the
primary functions required for DC-to-DC converters. These
devices consist of an internal temperature compensated
reference, comparator, controlled duty cycle oscillator with an
active current limit circuit, driver and high current output switch.
This series is specifically designed for incorporating in
Step-Down and Step-Up and Voltage-Inverting applications with
a minimum number of external components.
Ordering Information
AP 34063 XX X - X
Package
S8 : SOP-8L
N8 : PDIP-8L
Lead Free
L : Lead Free (Note 1)
G : Green
Packing
U : Tube
13 : Tape & Reel
13” Tape and Reel
Part Number
Quantity
Suffix
2500/Tape & Reel
-13
2500/Tape & Reel
-13
NA
NA
Device
Lead-free
Package
Code
S8
S8
N8
Packaging
(Note 3)
SOP-8L
SOP-8L
PDIP-8L
AP34063SL-13
AP34063SG-13
AP34063NL-U
Notes:
Tube
Part Number
Quantity
Suffix
NA
NA
NA
NA
60
-U
Lead-free
1. PDIP-8L is available in “Lead Free” product only.
2. EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied. Please visit our website at
http://www.diodes.com/products/lead_free.html.
3. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at
http://www.diodes.com/datasheets/ap02001.pdf.
AP34063 Rev. 4
1 of 11
www.diodes.com
FEBRUARY 2009
©
Diodes Incorporated
AP34063
UNIVERSAL DC/DC CONVERTER
Pin Assignment
(1) SOP-8L
(2) PDIP-8L
( Top View )
Switch
Collector
Switch
Emitter
Timing
Capacitor
Gnd
( Top View )
8
7
6
5
Driver
I
pk
Sense
V
CC
Collector
Comparator
Inverting
Input
1
2
3
4
Switch
Collector
Switch
Emitter
Timing
Capacitor
Gnd
1
2
3
4
8
7
6
5
Driver
I
pk
Sense
V
CC
Collector
Comparator
Inverting
Input
Maximum Ratings
Symbol
V
CC
V
IR
V
C (switch)
V
E (switch)
V
CE (switch)
V
C (driver)
I
C (driver)
I
SW
P
D
θ
JA
T
MJ
T
OP
T
stg
Notes:
Parameter
Power Supply Voltage
Comparator Input Voltage Range
Switch Collector Voltage
Switch Emitter Voltage (V
Pin
1 = 40V)
Switch Collector to Emitter Voltage
Driver Collector Voltage
Driver Collector Current
Switch Current
SOP: T
A
= 25°C
Power Dissipation and Thermal
PDIP: T
A
= 25°C
Characteristics
Thermal Resistance
Maximum Junction Temperature
Operating Junction Temperature Range
Storage Temperature Range
Value
40
-0.3 ~ +40
40
40
40
40
100
1.6
600
1.25
160
+150
0 ~ +105
-65 ~ +150
Unit
V
V
V
V
V
V
mA
A
mW
W
°C/W
°C
°C
°C
4. Maximum package power dissipation limits must be observed.
5. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.
AP34063 Rev. 4
2 of 11
www.diodes.com
FEBRUARY 2009
©
Diodes Incorporated
AP34063
UNIVERSAL DC/DC CONVERTER
Electrical Characteristics
(V
CC
= 5.0V, unless otherwise specified)
Min
24
24
140
5.2
300
-
-
50
-
-
1.225
1.21
-
-
Typ.
33
30
200
6.5
400
1.0
0.45
75
0.01
-
1.25
-
1.4
-
Max
42
42
260
7.5
450
1.3
0.7
-
100
-
1.275
1.29
6.0
3.5
Unit
kHz
µA
µA
-
mV
V
V
-
µA
V
-
-
mV
mA
Symbol
Characteristics
OSCILLATOR
f
osc
Frequency (V
Pin
5 = 0V, C
T
= 1.0nF, T
A
= 25°C)
I
chg
Charge Current (V
CC
= 5.0V to 40V, T
A
= 25°C)
I
dischg
Discharge Current (V
CC
= 5.0V to 40V, T
A
= 25°C)
I
dischg
/ I
chg
Discharge to Charge Current Ratio (Pin 7 to V
CC
, T
A
= 25°C)
V
ipk (sense)
Current Limit Sense Voltage (I
chg
= I
dischg
, T
A
= 25°C)
OUTPUT SWITCH
(Note 3)
Saturation Voltage, Darlington Connection
V
CE (sat)
(I
SW
= 1.0A, Pins 1,8 connected)
Saturation Voltage, Darlington Connection
V
CE (sat)
(I
SW
= 1.0A, ID = 50mA, Forced
ß
20)
h
FE
DC Current Gain (I
SW
= 1.0A, V
CE
= 5.0V, T
A
= 25°C)
I
C (off)
Collector Off-State Current (V
CE
= 40V)
COMPARATOR
V
th
Threshold Voltage
-
T
A
= 25°C
T
A
= 0
o
C ~ 70
o
C
-
Reg
line
Threshold Voltage Line Regulation (V
CC
= 3.0V to 40V)
TOTAL DEVICE
Supply Current (V
CC
= 5.0V to 40V, C
T
=1.0nF, Pin 7 = V
CC
,
I
CC
V
Pin 5
> V
th
Pin 2 = Gnd, remaining pins open)
Representative Schematic Diagram
Drive
Collector
8
1
Switch
Collector
S Q
Q2
Q1
100
2
Switch
Emitter
R
I
pk
Sense
7
Ipk
Oscillator
6
V
CC
CT
Comparator
+
_
1.25V
Reference
Regulator
3
Timing
Capacitor
Comparator
Inverting
Input
5
4
Gnd
(Bottom View)
AP34063 Rev. 4
3 of 11
www.diodes.com
FEBRUARY 2009
©
Diodes Incorporated
AP34063
UNIVERSAL DC/DC CONVERTER
Typical Performance Characteristics
Figure 1. Vce(sat) versus le
Vce(sat), Saturation Voltage (V)
1.4
1.26
Figure 2. Reference Voltage versus Temp.
1.2
Reference Voltage (V)
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.255
1
1.25
0.8
1.245
0.6
1.24
0
10
20
30
40
50
60
o
70
80
90
100
Ie, Emitter Current (A)
Temperature ( C)
Figure 3. Current Limit Sense Voltage
versus Temperature
440
4.0
Figure 4. Standby Supply Current
versus Supply Voltage
Current Sense Voltage (mV)
420
Icc, Supply Current (mA)
10
20
30
40
50
60
70
80
90
100
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
0
5
10
15
20
25
30
35
40
400
380
360
340
320
0
Temperature (
o
C)
Vcc, Supply Voltage (V)
Figure 5. Emitter Follower Configuration
Output Saturation Voltage vs. Emitter Current
1.8
1.75
Vcc=2~10V
Pin1,7,8=Vcc
Pin3,5=GND
T
A
=25
o
C
Pin2=5
≤10W
Figure 6.Output Switch On-Off Time versus
Oscillator Timing Capacitor
t
on-off
, Output Switch On-Off Time(us)
1000
V
CE
( sat), (V)
1.7
1.65
1.6
1.55
1.5
1.45
1.4
100
100
V
CC
= 5.0V
Pin 7 = V
CC
Pin 5 = GND
T
A
= 25
o
C
t
on
10
t
off
1
300
500
700
900
1100
1300
1500
I
E
(mA)
0.1
0.01
C
T
, Oscillator Timing Capacitor ( nF)
0.1
1
10
AP34063 Rev. 4
4 of 11
www.diodes.com
FEBRUARY 2009
©
Diodes Incorporated
AP34063
UNIVERSAL DC/DC CONVERTER
Application Circuit
(1) Step-Up Converter
120uH
L
8
180
S Q
Q2
Q1
2
B240
I
pk
R
sc
0.24
V
in
12V
6
+
1
R
7
C
T
Osc
3
V
CC
470
uF
+
_
C
T
Comp.
1.25V
Ref
Reg
680
pF
4
V
out
28V/200mA
470uF
+
5
R2
R1
10k 56k
C
O
1.0uH
V
out
+
100
Optional Filter
Test
Line Regulation
Load Regulation
Output Ripple
Efficiency
Conditions
V
in
= 9V to 12V, I
O
= 200mA
V
in
= 12V, I
O
= 50mA to 200mA
V
in
= 12V, I
O
= 200mA
V
in
= 12V, I
O
= 200mA
Results
20mV =
±0.035%
15mV =
±0.035%
500mV
PP
80%
AP34063 Rev. 4
5 of 11
www.diodes.com
FEBRUARY 2009
©
Diodes Incorporated

AP34063SG-13 Related Products

AP34063SG-13 AP34063NL-U
Description Switching Regulator, 1.6A, 100kHz Switching Freq-Max, PDSO8, GREEN, SOP-8 Switching Regulator, 1.6A, 100kHz Switching Freq-Max, PDIP8, ROHS COMPLIANT, PLASTIC, DIP-8
Is it lead-free? Contains lead Lead free
Is it Rohs certified? conform to conform to
Maker Diodes Incorporated Diodes Incorporated
Parts packaging code SOIC DIP
package instruction SOP, DIP,
Contacts 8 8
Reach Compliance Code unknown compliant
ECCN code EAR99 EAR99
Analog Integrated Circuits - Other Types SWITCHING REGULATOR SWITCHING REGULATOR
Maximum input voltage 40 V 40 V
Minimum input voltage 3 V 3 V
Nominal input voltage 5 V 5 V
JESD-30 code R-PDSO-G8 R-PDIP-T8
JESD-609 code e3 e3
length 4.9 mm 9.275 mm
Number of functions 1 1
Number of terminals 8 8
Maximum operating temperature 70 °C 70 °C
Maximum output current 1.6 A 1.6 A
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP DIP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE IN-LINE
Peak Reflow Temperature (Celsius) 260 260
Certification status Not Qualified Not Qualified
Maximum seat height 1.75 mm 5.33 mm
surface mount YES NO
Switch configuration BUCK-BOOST BUCK-BOOST
Maximum switching frequency 100 kHz 100 kHz
Temperature level COMMERCIAL COMMERCIAL
Terminal surface MATTE TIN Matte Tin (Sn)
Terminal form GULL WING THROUGH-HOLE
Terminal pitch 1.27 mm 2.54 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature 40 40
width 3.9 mm 7.62 mm
As the Spring Festival holiday approaches, the forum has quietly launched a new feature (or a new page?) Let's see who discovers it first
The key points are all in the title~ Come and reply to see who has found it? ?...
okhxyyo Talking
Why can't the wireless network card get all the data?
It's the ndisprot example that comes with DDK. I bind a wired network card and install ndisprot drivers on both machines. One sends, one receives, (wired to wired) everything is OK. I send a packet fi...
moto_jfx Embedded System
FPGA implementation of sliding average filtering algorithm and LZW compression algorithm.pdf
FPGA implementation of sliding average filtering algorithm and LZW compression algorithm.pdf...
zxopenljx FPGA/CPLD
Several commonly used anti-reverse connection protection circuits
[i=s]This post was last edited by Baboerben on 2020-4-24 20:38[/i]1. Usually, the DC power input reverse connection protection circuit uses the unidirectional conductivity of the diode to achieve reve...
灞波儿奔 Analogue and Mixed Signal
The following error message appears during compilation. What is this error? Thank you.
When compiling the Verilog program, the following error occurs. What is this error? ? ? Thank you. My project is placed in the English directory....
江汉大学南瓜 FPGA/CPLD
Could you please tell me what the % ! etc. in the function mean?
What do the % ! and so on in the function mean? This function can be passed by the Diab compiler, but not by the Green Hills Multi compiler. It should be a PowerPC instruction or an assembly instructi...
xiaoshahai9 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2330  1633  2315  832  184  47  33  17  4  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号