530VC118M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530VC118M000DGR

530VC118M000DGR: DescriptionCMOS Output Clock Oscillator, 118MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530VC118M000DGR Overview

CMOS Output Clock Oscillator, 118MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VC118M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	118 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

sawtooth wave oscillatora

Three types of wiring for isolation layer of isolation transformer

20Hz signal generator circuit

Dual output flyback switching power supply circuit diagram

Good linearity sawtooth wave generator circuit diagram

Computer motherboard circuit diagram 820 1_09

After two-way frequency division, there is background noise in the treble part: [backcolor=rgb(239, 245, 249)]The figure shows the schematic diagram of my two-way frequency division and power amplifier. Because of the limited power supply at hand, I did not use dual power supply ...; 麻袋 Analog electronics

Limitations of FFT in Non-Stationary Signal Analysis: [size=4]FFT在非平稳信号分析中的局限性[/size] [size=4]很多论著上，几乎都提到了，FFT是一种线性的全局的处理方法，也就是说要么是时间域上观察信号，没有任何频率分辨率，要么在频率域上观察信号，没有任何的时间分辨率。从而论证FFT不适合处理非平稳信号。这个论断显然是正确的，而我的观点可能要在这个基础上再加上一点，如果信号本身是非平稳的，那么利用FFT得到的频谱处理结果会显然是...; Jacktang DSP and ARM Processors

【Design Tools】ISE experience summary and Q&A: 1. Summary of the issues regarding the use of the Tcl language in dessis and inspect: 3 2. Explanation of the problem of simulating a breakdown: 3 3. Issues regarding meshing 3 4. Issues regarding err...; GONGHCU FPGA/CPLD

Laser countermeasure circuit program for real person cs: Develop a new laser countermeasure circuit program for real-person CS. I have new ideas and hope to have like-minded people to complete the new concept together....; sunnyson DIY/Open Source Hardware

Chip power overload problem: If my chip requires 1A of operating current, will it burn out if I use a power chip with a rated current of 5A, such as LM1085?...; 小二红 Analogue and Mixed Signal

Test indicators for switching power supplies: Friends who are interested in switching power supplies can come and have a look....; hurong Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components