EEWORLDEEWORLDEEWORLD

Part Number

Search

530UB1265M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1265MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530UB1265M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1265MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB1265M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1265 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Tianjin - Recruiting embedded software and hardware engineers - fresh graduates preferred
Responsible for the development of MCU hardware and software, IoT direction, experience in wireless modules is preferred. Major in electronic information is required, knowledge of STM32 MCU, circuit d...
role_2099 Recruitment
austriamicrosystems 8-channel 8-bit DAC with shutdown and mid-scale reset functions
Austriamicrosystems has launched the AS1504 and AD1505 low-power 8-channel 8- bit digital-to - analog converters ( DACs )with shutdown and mid-scale reset functions.The new components have good integr...
frozenviolet Analogue and Mixed Signal
Understanding the RC circuit waveform in detail
Resistor R and capacitor C are connected in series to input signal VI, and capacitor C outputs signal V0. When the value of RC (τ) satisfies the input square wave width tW: τ>>tW (generally at least 1...
fish001 Analogue and Mixed Signal
Ask a few questions
1. How to determine whether the NDIS driver is a serialized driver or a non-serialized driver? There is NDIS_ATTRIBUTE_DESERIALIZE when registering NIC in the code, indicating that it is a non-seriali...
mbwr Embedded System
Flash memory failure characteristics
Flash memory is a non-volatile semiconductor memory based on floating gate technology. It generally has several types such as NOR, NAND, DINOR and AND. As a type of non-volatile memory, Flash memory h...
是酒窝啊 ARM Technology
Criteria for selecting ASIC, FPGA, or DSP to design radio systems1
The application fields of ASIC, FPGA and DSP are overlapping, which requires designers to reconsider the component selection strategy in software radio architecture design. This article discusses the ...
yyy FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 133  1697  1329  2899  1893  3  35  27  59  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号