EEWORLDEEWORLDEEWORLD

Part Number

Search

UT54ACS165-PCX

Description
Parallel In Serial Out, AC Series, 8-Bit, Right Direction, Complementary Output, CMOS, CDIP16, SIDE-BRAZED, CERAMIC, DIP-16
Categorylogic    logic   
File Size97KB,6 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

UT54ACS165-PCX Overview

Parallel In Serial Out, AC Series, 8-Bit, Right Direction, Complementary Output, CMOS, CDIP16, SIDE-BRAZED, CERAMIC, DIP-16

UT54ACS165-PCX Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionSIDE-BRAZED, CERAMIC, DIP-16
Reach Compliance Codeunknown
Counting directionRIGHT
seriesAC
JESD-30 codeR-CDIP-T16
Logic integrated circuit typePARALLEL IN SERIAL OUT
Maximum Frequency@Nom-Sup71000000 Hz
Number of digits8
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
propagation delay (tpd)21 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
width7.62 mm
UT54ACS165/UT54ACTS165
Radiation-Hardened
8-Bit Parallel Shift Registers
FEATURES
Complementary outputs
Direct overriding load (data) inputs
Gated clock inputs
Parallel-to-serial data conversions
radiation-hardened CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
DESCRIPTION
The UT54ACS165 and the UT54ACTS165 are 8-bit serial shift regis-
ters that, when clocked, shift the data toward serial output Q
H
. Parallel-
in access to each stage is provided by eight individual data inputs that
are enabled by a low level at the SH/LD input. The devices feature a
clock inhibit function and a complemented serial output Q
H
.
Clocking is accomplished by a low-to-high transition of the CLK input
while SH/LD is held high and CLK INH is held low. The functions of
the CLK and CLK INH (clock inhibit) inputs are interchangeable.
Since a low CLK input and a low-to-high transition of CLK INH will
also accomplish clocking, CLK INH should be changed to the high
level only while the CLK input is high. Parallel loading is disabled
when SH/LD is held high. Parallel inputs to the registers are enabled
while SH/LD is low independently of the levels of CLK, CLK INH or
SER inputs.
The devices are characterized over full military temperature range of
-55 C to +125 C.
PINOUTS
16-Pin DIP
Top View
SH/LD
CLK
E
F
G
H
Q
H
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLK INH
D
C
B
A
SER
Q
H
16-Lead Flatpack
Top View
SH/LD
CLK
E
F
G
H
Q
H
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLK INH
D
C
B
A
SER
Q
H
LOGIC SYMBOL
(1)
SH/LD
(15)
CLK INH
(2)
CLK
(10)
SER
(11)
A
(12)
B
(13)
C
(14)
D
(3)
E
(4)
F
(5)
G
(6)
H
SRG8
C1 (LOAD)
1
C2/
FUNCTION TABLE
INPUTS
SH/ CLK CLK SER PARALLEL
LD INH
A ... H
INTERNAL OUTPUTS
OUTPUTS
Q
A
Q
B
Q
H
Q
H
h
2D
1D
1D
L
H
H
H
H
X
L
L
L
H
X
L
X
X
H
L
a ... h
X
X
X
X
a
Q
A
H
L
Q
A
b
Q
B
Q
A
Q
A
Q
B
h
Q
H
Q
G
Q
G
Q
H
Q
H
Q
G
Q
G
Q
H
X
X
1D
(9)
Q
(7)
H
Q
H
Note:
1. Q
n
= The state of the referenced output one setup time prior to the Low-to-
High clock transition.
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
113
RadHard MSI Logic
A few idle development boards
1. Brand new Nuvoton ARM CROTEX-MO MINI51 development board with NULINK burning simulation tool (150 free shipping) I don’t know how to get the picture here! The last two pictures are 2. Brand new ori...
wuyanyanke Buy&Sell
Help with the bootloader burning program and method of pxa270+SST39WF800
My platform is PXA270+wince5.0, and the flash I use is SST39WF800A+iNand. I originally used INtel's norflash, and the jtag program is jflashmm. Since this jflashmm can only burn intel's flash, I can't...
hai7ying Embedded System
I recently took apart an old spectrum analyzer Advantest R4131D.
[i=s]This post was last edited by xy598646744 on 2020-6-9 22:39[/i]I recently got an old spectrum analyzer Advantest R4131D. The frequency is accurate, but the power is inaccurate. I disassembled it t...
xy598646744 Making friends through disassembly
Electronic Load
I am working on an electronic load. In the current sampling part, there is a point worth discussing. The circuit diagram is as followsQuestion: What is the effect of C48 on the current sampling circui...
风动随心 Power technology
What does the IO interface in PCB look like?
I just learned PCB. My teacher asked me to draw a PCB today. One of the output ports needs to use universal IO. How should I draw it?...
zhixing PCB Design
Embedded operating system uCOSII
I downloaded some information and it's pretty good. I hope it helps you! :loveliness:...
cuizhihao Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2215  459  2710  383  917  45  10  55  8  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号