QTE-060-05-C-D-K datasheet, PDF

Datasheet> All Categories > The connector> The connector> QTE-060-05-C-D-K

QTE-060-05-C-D-K: DescriptionBoard Stacking Connector; CategoryThe connector The connector; File Size2MB，7 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

QTE-060-05-C-D-K Overview

Board Stacking Connector

QTE-060-05-C-D-K Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	SAMTEC
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	2 weeks
Connector type	BOARD STACKING CONNECTOR
Manufacturer's serial number	QTE

Preview

Download Datasheet

View All

REVISION CJ

DO NOT

SCALE FROM

THIS PRINT

QTE-XXX-XX-XXX-D-XXX

No OF POSITIONS

-020, -040, -060,

*-080, *-100

(PER ROW)

* = (SEE NOTE 14 & 15)

LEAD STYLE

-01: .1680 [4.267]

-02: .2861 [7.267]

-03: .4042 [10.267]

-04: .6010 [15.265]

-05: .7190 [18.263]

-06: .8370 [21.260]

-07: .9540 [24.231]

-08: 1.1510 [29.260]

.2350 5.969

-09: .5220 [13.258]

REF

-10: .5606 [14.239]

PLATING SPECIFICATION

-F: 3µ" FLASH GOLD IN CONTACT AREA,

MATTE TIN ON TAIL

(USE T-1SXX-XX-F, T-1G1-XX-F) (SEE NOTE 07)

-L: 10µ" LIGHT GOLD IN CONTACT AREA,

MATTE TIN ON TAIL

(USE T-1SXX-XX-L, T-1G1-XX-L)

-H: 30µ" HEAVY GOLD IN CONTACT AREA,

3µ" GOLD ON TAIL

(USE T-1SXX-XX-H, T-1G1-XX-G)

-C: 50µ" ELECTRO-POLISHED SELECTIVE IN

CONTACT AREA, MATTE TIN ON TAIL

(USE T-1SXX-XX-C, T-1G1-XX-L)

-STL: 30µ" HEAVY SELECTIVE GOLD IN

CONTACT AREA, TIN LEAD ON TAIL

(USE T-1SXX-XX-STL, T-1G1-XX-STL)

-FTL: 3µ" FLASH SELECTIVE GOLD IN

CONTACT AREA, TIN LEAD ON TAIL

(USE T-1SXX-XX-FTL, T-1G1-XX-FTL)

* = (SEE NOTE 14)

.7875 20.003

(TYP)

"A" REF

.155 3.94 REF

(SEE NOTE 13)

.033 0.84

REF

19 EQ SPCS

@ .0315 [0.800]

=.599[15.20]

(TYP)

"A"

.6450 16.383

REF

.0080 0.203 REF

QTE-20-XX-D-XX-A

"C" REF

OPTION

-A: ALIGNMENT PINS

-LC: LOCKING CLIPS(SEE NOTE 12)

(USE LC-08-TM-01)

(SEE FIG 2, SHT 2)

-K: POLYIMIDE FILM

(USE K-DOT-.276-.375-.005, SEE FIG 3, SHT 2)

(N/A ON STYLE -07 & -08)

-TR: TAPE & REEL (SEE FIG 13, SHT 7)

(60 POS. MAX)

(40 POS. MAX FOR -GP OPTION)

(N/A ON STYLE -05, -06, -07, & -08)

-GP: GUIDE POSTS (SEE FIG 4, SHT 3)

(AVAILABLE ON -01 ONLY)

(USE QTE-20-01-D-XX-GP)

(T & R PACK: 40 POS. MAX.)

-SD: SCREW DOWN (SEE FIG 5, SHT 3)

(AVAILABLE ON -01 ONLY)

(USE QTE-20-01-D-XX-SD)

-FL: FRICTION LOCKS (SEE FIG 9, SHT 5)

(ONLY AVAILABLE ON -01 & -02)

(NOT AVAILABLE WITH -GP, -SD)

-RT1: RETENTION OPTION (SEE FIG 11, SHT 6)

(ONLY AVAILABLE ON -01 LEAD STYLE)

(MUST USE -A OPTION)

(USE QTE-20-01-D-XX-A-RT1 & T-1R36-01-F)

(NOT AVAILABLE WITH -LC, -GP, -SD, OR -FL)

(NOT AVAILABLE ON -100 POS)

-L: LATCHING OPTION (40 POS. MAX.)

(SEE FIG 12, SHT 6) (MUST USE -A OPTION)

(AVAILABLE ON -01 ONLY)

(NOT AVAILABLE WITH -LC, -GP, -SD, -FL,

OR -RT1)

.036 0.91

REF

"A"

.7450 18.923

REF

"D" REF

T-1G1-XX-XXX

ROW SPECIFICATION

-D: DOUBLE (USE QTE-20-XX-D-XX

& QTEH-20-XX-D-XX)

No OF BANKS

.080 2.03

REF

T-1SXX-XX-XXX

(SEE TABLE 1)

.155±.005 3.937±0.127

(SEE NOTE 13)

SEE TABLE 2

NOTES:

.035 0.89 REF

.035 0.90 REF

"B"

- .001 [0.03]

(SEE NOTES 6 & 9)

+.003 [0.08]

.280 7.11

FIG 1

REPRESENTS A CRITICAL DIMENSION.

.015 0.38 REF

-A: ALIGNMENT PIN OPTION

2. MINIMUM TERMINAL RETENTION: 8 OZ.

(QTE-060-01-XXX-D-A SHOWN)

3. MINIMUM GROUND PLANE RETENTION: 1 LB.

SECTION "A"-"A"

(STYLE -01, -02 & -03 ONLY)

4. PARTS TO BE MOLDED TO POSITION.

5. MAXIMUM VARIANCE OF .002 [0.05].

6. DIMENSION APPLIES TO TERMINALS AND GROUND PLANE.

PROPRIETARY NOTE

7. T-1SXX-XX-L CAN BE SUBSTITUTED FOR T-1SXX-XX-F.

THIS DOCUMENT CONTAINS CONFIDENTIAL AND

UNLESS OTHERWISE SPECIFIED,

PROPRIETARY INFORMATION AND ALL DESIGN,

8. NOTE DELETED.

DIMENSIONS ARE IN INCHES.

MANUFACTURING, REPRODUCTION, USE, PATENT RIGHTS

TOLERANCES ARE:

9. GROUND PLANE PRESS HEIGHT MUST BE .003[0.08] LESS THAN THE MAX HEIGHT

AND SALES RIGHTS ARE EXPRESSLY RESERVED BY SAMTEC,

INC. THIS DOCUMENT SHALL NOT BE DISCLOSED, IN WHOLE

DECIMALS

ANGLES

OR .001[0.03] GREATER THAN THE MINIMUM HEIGHT OF THE TERMINALS.

OR PART, TO ANY UNAUTHORIZED PERSON OR ENTITY NOR

.XX: .01 [0.3]

520 PARK EAST BLVD, NEW ALBANY, IN 47150

10. T-1R36 RETENTION TO BODY TO BE 1.0 LBF.

REPRODUCED, TRANSFERRED OR INCORPORATED IN ANY

.XXX: .005 [0.13]

PHONE: 812-944-6733

FAX: 812-948-5047

OTHER PROJECT IN ANY MANNER WITHOUT THE EXPRESS

11. NOTE DELETED.

.XXXX: .0020 [0.051]

WRITTEN CONSENT OF SAMTEC, INC.

e-Mail info@SAMTEC.com

code 55322

12. DUE TO THE HIGH AMOUNT OF INSERTION FORCE NEEDED, THE –LC OPTION IS

DO NOT SCALE DRAWING

SHEET SCALE: 1.5:1

MATERIAL:

DESCRIPTION:

NOT COMPATIBLE WITH AUTO PLACEMENT. SAMTEC RECOMMENDS MANUAL

PLACEMENT FOR ALL ASSEMBLIES WITH THE –LC OPTION.

.8mm DOUBLE ROW HS TERMINAL ASSEMBLY

INSULATOR: LCP, UL94V-0; COLOR: BLACK

13. PIN CAN EXTEND PAST WALL .003[0.08] MAX.

TERMINAL: PHOS BRONZE

DWG. NO.

14. AVAILABLE FOR EXISTING CUSTOMERS ONLY.

GROUND PLANE: PHOS BRONZE

15. FOR NEW APPLICATIONS REQUIRING THESE POSITIONS, PLEASE CONTACT

SAMTEC INTERCONNECT PROCESSING GROUP.

09-14-2010

SHEET

BY:

DEAN P

F:\DWG\MISC\MKTG\QTE-XXX-XX-XXX-D-XXX-MKT.SLDDRW

QTE-XXX-XX-XXX-D-XXX

Recommended Resources

LT3976 step-down switching regulator circuit

Electrical cascade speed regulating circuit

LED mains indicator circuit

Power distribution circuit diagram

Start circuit diagram using relays, etc.

Circuit diagram: Fat analyzer circuit schematic_page_4

Top 10 professional websites that electronic engineers must visit: In the electronics industry, intelligence is very important. Specifically, you must be able to obtain the latest design information as soon as possible and comprehensively, and you must know some expe...; zyfeng101101 Talking

Does anyone have any information on digital buzzer-beaters?: Hello, experts, does anyone have information on digital display buzzer, preferably source code in C language and assembly, and circuit diagrams? I will soon choose a thesis topic, so I want to use thi...; gxlcgxlc MCU

Microcontroller programming encountered a problem: Array reok[2] receives the data received by the serial port, and the received data is "Ok". In the program design, how to judge whether the received data is OK? The method I used is as follows: char r...; emily_1105 MCU

Insufficient ROM resources for FPGA arbitrary waveform generator: Use FPGA to make an arbitrary waveform dual-channel signal generator. The waveform is obtained by looking up the table ROM. Each channel can choose to generate sine, square, triangle, and sawtooth wav...; q297505453 FPGA/CPLD

430 timer capture is not clear: The capture program of timer A does not set which pin to capture. What should I do when two pins have signal output at the same time? :Cry:...; chenyu988 Microcontroller MCU

CMOS Image Sensor OV7620 Driver: The following is a driver package for a CMOS image sensor written during the winter vacation.But I integrated the driver code in the form of a LIB file.Friends who are interested can take a look.These...; shilaike Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components