EEWORLDEEWORLDEEWORLD

Part Number

Search

TMM-125-04-G-S-SM-02-P-M-TR

Description
Board Connector, 24 Contact(s), 1 Row(s), Male, Straight, Surface Mount Terminal,
CategoryThe connector    The connector   
File Size148KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance  
Download Datasheet Parametric View All

TMM-125-04-G-S-SM-02-P-M-TR Overview

Board Connector, 24 Contact(s), 1 Row(s), Male, Straight, Surface Mount Terminal,

TMM-125-04-G-S-SM-02-P-M-TR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSAMTEC
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresPOLARIZED
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedGOLD
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial numberTMM
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2 mm
Termination typeSURFACE MOUNT
Total number of contacts24
2010 Guangxi College Student Electronic Design Competition List
[i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...
huangxiao0801 Electronics Design Contest
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD
Notes on posting in this forum
[i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...
zhangf1982 Electronics Design Contest
FPGA application three levels
FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application   System-level applications combine FPGA with traditional computer te...
suifeng654456 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1617  1283  2701  1015  1902  33  26  55  21  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号