datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PCA9554APW-T
PDF
Preview

PCA9554APW-T

Description
IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16, Parallel IO Port
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size167KB，30 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance  
Download Datasheet Parametric Compare View All

PCA9554APW-T Overview

IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16, Parallel IO Port

PCA9554APW-T Parametric

Parameter NameAttribute value
Source Url Status Check Date2013-06-14 00:00:00
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeTSSOP
package instruction4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16
Contacts16
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeR-PDSO-G16
JESD-609 codee4
length5 mm
Humidity sensitivity level1
Number of digits8
Number of I/O lines8
Number of ports1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
power supply2.5/5 V
Certification statusNot Qualified
Maximum seat height1.1 mm
Maximum supply voltage5.5 V
Minimum supply voltage2.3 V
Nominal supply voltage3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width4.4 mm
uPs/uCs/peripheral integrated circuit typePARALLEL IO PORT, GENERAL PURPOSE

PCA9554APW-T Preview

PCA9554/PCA9554A
8-bit I
2
C-bus and SMBus I/O port with interrupt
Rev. 07 — 13 November 2006
Product data sheet
1. General description
The PCA9554 and PCA9554A are 16-pin CMOS devices that provide 8 bits of General
Purpose parallel Input/Output (GPIO) expansion for I
2
C-bus/SMBus applications and
were developed to enhance the NXP Semiconductors family of I
2
C-bus I/O expanders.
The improvements include higher drive capability, 5 V I/O tolerance, lower supply current,
individual I/O configuration, 400 kHz clock frequency, and smaller packaging. I/O
expanders provide a simple solution when additional I/O is needed for ACPI power
switches, sensors, push buttons, LEDs, fans, etc.
The PCA9554/PCA9554A consist of an 8-bit Configuration register (Input or Output
selection); 8-bit Input Port register, 8-bit Output Port register and an 8-bit Polarity
Inversion register (active HIGH or active LOW operation). The system master can enable
the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for
each input or output is kept in the corresponding Input Port or Output Port register. The
polarity of the read register can be inverted with the Polarity Inversion register. All
registers can be read by the system master. Although pin-to-pin and I
2
C-bus address
compatible with the PCF8574 series, software changes are required due to the
enhancements and are discussed in
Application Note AN469.
The PCA9554/PCA9554A open-drain interrupt output is activated when any input state
differs from its corresponding Input Port register state and is used to indicate to the
system master that an input state has changed. The power-on reset sets the registers to
their default values and initializes the device state machine.
Three hardware pins (A0, A1, A2) vary the fixed I
2
C-bus address and allow up to eight
devices to share the same I
2
C-bus/SMBus. The PCA9554A is identical to the PCA9554
except that the fixed I
2
C-bus address is different allowing up to sixteen of these devices
(eight of each) on the same I
2
C-bus/SMBus.
2. Features
I
I
I
I
I
I
I
I
I
I
Operating power supply voltage range of 2.3 V to 5.5 V
5 V tolerant I/Os
Polarity Inversion register
Active LOW interrupt output
Low standby current
Noise filter on SCL/SDA inputs
No glitch on power-up
Internal power-on reset
8 I/O pins which default to 8 inputs
0 Hz to 400 kHz clock frequency
NXP Semiconductors
PCA9554/PCA9554A
8-bit I
2
C-bus and SMBus I/O port with interrupt
I
ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per
JESD22-A115 and 1000 V CDM per JESD22-C101
I
Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
I
Packages offered: DIP16, SO16, SSOP16, SSOP20, TSSOP16,
HVQFN16 (2 versions: 4
×
4
×
0.85 mm and 3
×
3
×
0.85 mm), and bare die
3. Ordering information
Table 1.
Ordering information
T
amb
=
−
40
°
C to +85
°
C.
Type number
PCA9554N
PCA9554AN
PCA9554D
PCA9554AD
PCA9554DB
PCA9554ADB
PCA9554TS
PCA9554ATS
PCA9554PW
PCA9554APW
PCA9554BS
PCA9554ABS
PCA9554BS3
PCA9554ABS3
PCA9554U
Topside mark
PCA9554N
PCA9554AN
PCA9554D
PCA9554AD
9554DB
9554A
PCA9554
PA9554A
9554DH
9554ADH
9554
554A
P54
54A
-
bare die
HVQFN16
HVQFN16
TSSOP16
SSOP20
SSOP16
SO16
Package
Name
DIP16
Description
plastic dual in-line package; 16 leads (300 mil);
long body
plastic small outline package; 16 leads;
body width 7.5 mm
plastic shrink small outline package; 16 leads;
body width 5.3 mm
plastic shrink small outline package; 20 leads;
body width 4.4 mm
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
plastic thermal enhanced very thin quad flat package;
no leads; 16 terminals; body 4
×
4
×
0.85 mm
plastic thermal enhanced very thin quad flat package;
no leads; 16 terminals; body 3
×
3
×
0.85 mm
-
Version
SOT38-1
SOT162-1
SOT338-1
SOT266-1
SOT403-1
SOT629-1
SOT758-1
-
PCA9554_9554A_7
© NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 07 — 13 November 2006
2 of 30
NXP Semiconductors
PCA9554/PCA9554A
8-bit I
2
C-bus and SMBus I/O port with interrupt
4. Block diagram
PCA9554/PCA9554A
A0
A1
A2
8-bit
SCL
SDA
INPUT
FILTER
I
2
C-BUS/SMBus
CONTROL
write pulse
V
DD
POWER-ON
RESET
read pulse
INPUT/
OUTPUT
PORTS
IO0
IO1
IO2
IO3
IO4
IO5
IO6
IO7
V
DD
V
SS
LP
FILTER
002aac492
INT
All I/Os are set to inputs at reset.
Fig 1. Block diagram of PCA9554/PCA9554A
PCA9554_9554A_7
© NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 07 — 13 November 2006
3 of 30
NXP Semiconductors
PCA9554/PCA9554A
8-bit I
2
C-bus and SMBus I/O port with interrupt
5. Pinning information
5.1 Pinning
PCA9554N
PCA9554AN
A0
A1
A2
IO0
IO1
IO2
IO3
V
SS
1
2
3
4
5
6
7
8
002aac485
16 V
DD
15 SDA
14 SCL
A0
13 INT
12 IO7
11 IO6
10 IO5
9
IO4
A1
A2
IO0
IO1
IO2
IO3
V
SS
1
2
3
4
5
6
7
8
002aac486
16 V
DD
15 SDA
14 SCL
13 INT
12 IO7
11 IO6
10 IO5
9
IO4
PCA9554D
PCA9554AD
Fig 2. Pin configuration for DIP16
Fig 3. Pin configuration for SO16
A0
A1
A2
IO0
IO1
IO2
IO3
V
SS
1
2
3
4
5
6
7
8
002aac487
16 V
DD
15 SDA
14 SCL
13 INT
12 IO7
11 IO6
10 IO5
9
IO4
A0
A1
A2
IO0
IO1
IO2
IO3
V
SS
1
2
3
4
5
6
7
8
002aac488
16 V
DD
15 SDA
14 SCL
13 INT
12 IO7
11 IO6
10 IO5
9
IO4
PCA9554DB
PCA9554ADB
PCA9554PW
PCA9554APW
Fig 4. Pin configuration for SSOP16
Fig 5. Pin configuration for TSSOP16
PCA9554_9554A_7
© NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 07 — 13 November 2006
4 of 30
NXP Semiconductors
PCA9554/PCA9554A
8-bit I
2
C-bus and SMBus I/O port with interrupt
INT
SCL
n.c.
SDA
V
DD
A0
A1
n.c.
A2
1
2
3
4
5
6
7
8
9
20 IO7
19 IO6
18 n.c.
17 IO5
16 IO4
15 V
SS
14 IO3
13 n.c.
12 IO2
11 IO1
002aac489
PCA9554TS
PCA9554ATS
IO0 10
Fig 6. Pin configuration for SSOP20
PCA9554BS
PCA9554ABS
13 SDA
14 V
DD
16 A1
15 A0
terminal 1
index area
terminal 1
index area
PCA9554BS3
PCA9554ABS3
13 SDA
12 SCL
11 INT
10 IO7
9
5
6
7
8
IO6
IO5
14 V
DD
IO4
16 A1
1
2
3
4
IO3
15 A0
V
SS
A2
IO0
IO1
IO2
1
2
3
4
5
6
7
8
12 SCL
11 INT
10 IO7
9
IO6
A2
IO0
IO1
IO2
V
SS
IO3
IO4
IO5
002aac490
002aac491
Transparent top view
Transparent top view
Fig 7. Pin configuration for HVQFN16
(SOT629-1)
Fig 8. Pin configuration for HVQFN16
(SOT758-1)
PCA9554_9554A_7
© NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 07 — 13 November 2006
5 of 30
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

PCA9554APW-T Related Products

PCA9554APW-T PCA9554ADB-T PCA9554D-T PCA9554AD-T PCA9554DB-T
Description IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16, Parallel IO Port IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 5.30 MM, PLASTIC, MO-150, SOT338-1, SSOP-16, Parallel IO Port IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 7.50 MM, PLASTIC, MS-013, SOT162-1, SOP-16, Parallel IO Port IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 7.50 MM, PLASTIC, MS-013, SOT162-1, SOP-16, Parallel IO Port IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 5.30 MM, PLASTIC, MO-150, SOT338-1, SSOP-16, Parallel IO Port
Source Url Status Check Date 2013-06-14 00:00:00 2013-06-14 00:00:00 2013-06-14 00:00:00 2013-06-14 00:00:00 2013-06-14 00:00:00
Is it lead-free? Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to
Maker NXP NXP NXP NXP NXP
Parts packaging code TSSOP SSOP SOIC SOIC SSOP
package instruction 4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16 SSOP, 7.50 MM, PLASTIC, MS-013, SOT162-1, SOP-16 SOP, SSOP,
Contacts 16 16 16 16 16
Reach Compliance Code unknown unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99
JESD-30 code R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16
JESD-609 code e4 e4 e4 e4 e4
length 5 mm 6.2 mm 10.3 mm 10.3 mm 6.2 mm
Humidity sensitivity level 1 1 1 1 1
Number of I/O lines 8 8 8 8 8
Number of ports 1 1 1 1 1
Number of terminals 16 16 16 16 16
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP SSOP SOP SOP SSOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.1 mm 2 mm 2.65 mm 2.65 mm 2 mm
Maximum supply voltage 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V
Nominal supply voltage 3 V 3 V 3 V 3 V 3 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 0.65 mm 1.27 mm 1.27 mm 0.65 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED 30 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 4.4 mm 5.3 mm 7.5 mm 7.5 mm 5.3 mm
uPs/uCs/peripheral integrated circuit type PARALLEL IO PORT, GENERAL PURPOSE PARALLEL IO PORT, GENERAL PURPOSE PARALLEL IO PORT, GENERAL PURPOSE PARALLEL IO PORT, GENERAL PURPOSE PARALLEL IO PORT, GENERAL PURPOSE

Recommended Resources

Head preamplifier circuit designed by OPA37

TA222AP power amplifier circuit diagram

Instantaneous overvoltage protection circuit

Senlan BT40 multi-speed operation

FET rheostat Venturi oscillator circuit diagram

PT2262-IR/2272 pins and functions

SIP protocol in linux
From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581) Group owner: wangkj...
四季未央 FPGA/CPLD
Simple frequency meter design
[i=s] This post was last edited by paulhyde on 2014-9-15 09:30 [/i] I haven't studied hard, and now I'm really worried! Topic: Design of a simple frequency meter Requirements: Can measure frequencies ...
彩虹孤雨 Electronics Design Contest
Sampling of input data at irregular times
I would like to ask how to sample data that is input at an uncertain time. For example, in a serial sequence detector, the first data is manually input one second after reset, the second data is input...
渐渐 FPGA/CPLD
Danniu explains signals and systems and digital signal processing (transferred)
Lesson 1 What is convolution? What is the use of convolution? What is Fourier transform? What is Laplace transform?IntroductionMany of my friends are like me. They majored in electronics engineering. ...
zqjqq88 Integrated technical exchanges
What is OTP?
Reprinted from [url]http://www.sikewei.com/techshow.asp?ciid=18[/url] OTP (One-Time password) OTP attempts to solve some of the problems that users have when choosing strong passwords. Most OTPs opera...
白丁 Integrated technical exchanges
Many students said that analog electronics is difficult to learn.
Many students say that analog electronics is difficult to learn. You may want to go to the library to read textbooks written by other teachers: Professor Tong Shibai of Tsinghua University, Mr. Liang ...
weigaole Analog electronics
Shortcut:   E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components

  1. 51720-11210001ABLF
  2. D38999/27Y-H-32ZN
  3. 2M380MB137M1404N
  4. TPI-0805-1431B
  5. MX1N4705
  6. R1213N-W472L-20R
  7. 92A2D-G20-D13L
  8. 3199DH333S063BXT1
  9. AME8500BEFVBF29
  10. SD1020CST/R13
  11. A3961H-10P-N7
  12. A2502WV-17P-OR

Popular Articles

  1. Some analysis on monthly data of power batteries
  2. In order to save electricity costs, Changan released a new generation of super electric drive system
  3. The United States is actively attracting companies to invest in chip manufacturing
  4. Development history and application fields of permanent magnet motors
  5. iOS and iPadOS 15.3 Beta 1 released, update content unknown
  6. OPPO Find X5 Lite new phone revealed, it is the internationally renamed version of Reno7 5G
  7. Siemens' latest low-code report: Customer experience comes first in the digital economy era
  8. Application of voice chip NV170D in induction doorbell/welcome device
  9. Detailed explanation of the working principle of car parking heater
  10. Analysis of key technologies required to move from ADAS to fully autonomous driving

Technical ResourceMore

  1. LG PLC Chinese programming software KGLWIN3.62
  2. Motherboard PCBA appearance acceptance standards, PCB appearance standards
  3. Design of automatic test system for aerator based on LabVIEW
  4. MAX3051 Data Sheet
  5. Design of integrated wiring system based on copper cable
  6. A MMS Alarm System Solution
  7. Design of freshman registration system based on B/S structure
  8. Power supply and safe use of electricity in industrial enterprises
  9. Application of Ohm\'s Law (PPT Courseware Su Ke Version)
  10. TCL 2918E LA76832 TCL-M28V1-S 5S89 24C08 memory data

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1703  1047  1866  41  1151  35  22  38  1  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号