CAT24C00Y-1.8TE13 datasheet, PDF

Datasheet> All Categories > storage> storage> CAT24C00Y-1.8TE13

CAT24C00Y-1.8TE13: DescriptionEEPROM, 16X8, Serial, CMOS, PDSO8, TSSOP-8; Categorystorage storage; File Size60KB，8 Pages; ManufacturerCatalyst; Websitehttp://www.catalyst-semiconductor.com/; Environmental Compliance

Download Datasheet Parametric View All

CAT24C00Y-1.8TE13 Overview

EEPROM, 16X8, Serial, CMOS, PDSO8, TSSOP-8

CAT24C00Y-1.8TE13 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Catalyst
Parts packaging code	SOIC
package instruction	TSSOP,
Contacts	8
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum clock frequency (fCLK)	0.1 MHz
JESD-30 code	R-PDSO-G8
JESD-609 code	e3
length	4.4 mm
memory density	128 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	8
word count	16 words
character code	16
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16X8
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.1 mm
Serial bus type	I2C
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	1.8 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	3 mm
Maximum write cycle time (tWC)	5 ms

Preview

Download Datasheet

View All

Advance Information

CAT24C00

128 Bit Serial EEPROM

FEATURES

400 kHz I

C bus compatible*

1.8 to 6.0 volt operation

Low power CMOS technology

Self-timed write cycle with auto-clear

1,000,000 Program/erase cycles

100 year data retention

8-pin DIP, 8-pin SOIC, 8 pin TSSOP or SOT-23

Commercial, Industrial, Automotive and

Extended Temperature Ranges

DESCRIPTION

The CAT24C00 is a 128 bit Serial CMOS EEPROM

internally organized as 16 words of 8 bits each. Catalyst’s

advanced CMOS technology substantially reduces

device power requirements. The device operates via the

C bus serial interface and is available in 8-pin DIP, 8-

pin SOIC, 8-pin TSSOP and 5-pin SOT-23.

PIN CONFIGURATION

DIP Package (P)

VSS

VCC

SCL

SDA

BLOCK DIAGRAM

SOIC Package (J)

EXTERNAL LOAD

VSS

VCC

SCL

SDA

DOUT

ACK

VCC

VSS

WORD ADDRESS

BUFFERS

SENSE AMPS

SHIFT REGISTERS

COLUMN

DECODERS

SOT-23 (ST)

SCL

VSS

SDA

VCC

TSSOP Package (U)

SDA

VSS

VCC

SCL

SDA

START/STOP

LOGIC

XDEC

CONTROL

LOGIC

PROM

PIN FUNCTIONS

Pin Name

SDA

SCL

Function

Serial Data/Address

Serial Clock

No Connect

+1.8V to +6.0V Power Supply

Ground

SCL

STATE COUNTERS

HIGH VOLTAGE/

TIMING CONTROL

DATA IN STORAGE

* Catalyst Semiconductor is licensed by Philips Corporation to carry the I

C Bus Protocol.

Characteristics subject to change without notice

Doc. No. 1027, Rev. D

Recommended Resources

Circuit diagram of disconnection alarm composed of 555

One of the power outage alarm circuits

Simple answering machine circuit

Single-chip ZH8901 encoding and decoding circuit

Non-inverting adding circuit

Dry battery charger circuit diagram

Ask: Multi-channel audio acquisition design solution: I want to make a set of hardware to realize 8-channel audio acquisition, and transmit it in real time through the network interface on the hardware (with the PC). Can anyone provide technical support?...; yuanwai001 DSP and ARM Processors

Altera series FPGA chip IP core detailed explanation.pdf: Altera series FPGA chip IP core detailed explanation .pdf...; zxopenljx FPGA/CPLD

A question about delay detection: The following code always fails to compile, and the error displayed is: Error (10822): HDL error at test17.vhd(384): couldn't implement registers for assignments on this clock edge The main meaning of...; dandanzhou FPGA/CPLD

[Xilinx Design Q&A] How to control XST insertion into BUFFER?: Answer: 1. Use BUFFER_TYPE constraints. For specific usage, refer to XST USER GUIDE.2. Manually insert BUFG, and then set the number of BUFGs allowed to be used. Then the manually inserted BUFG will h...; eeleader FPGA/CPLD

msp430f147+MAX7219+ENCODER implementation: I originally used LaunchPad to do this project, because after the program was compiled, it exceeded the size of the G2231 Flash ROM, so I rummaged through the cabinets and found the 147PCB I drew myse...; naga568 Microcontroller MCU

After more than 20 years, why are domestic CPUs still not good enough? Source: Coder’s Turn: The story begins with IBM inventing the PC-compatible computer.Back then, IT giant IBM selected a small company called Intel to provide PC chips, but made an additional request.By chance, Intel found ...; 灞波儿奔 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components