74F191 Up/Down Binary Counter with Preset and Ripple Clock
April 2007
74F191
Up/Down Binary Counter with Preset and Ripple Clock
Features
■
High-Speed—125MHz typical count frequency
■
Synchronous counting
■
Asynchronous parallel load
■
Cascadable
tm
General Description
The 74F191 is a reversible modulo-16 binary counter
featuring synchronous counting and asynchronous pre-
setting. The preset feature allows the 74F191 to be used
in programmable dividers. The Count Enable input, the
Terminal Count output and Ripple Clock output make
possible a variety of methods of implementing multistage
counters. In the counting modes, state changes are initi-
ated by the rising edge of the clock.
Ordering Information
Order
Number
74F191SC
74F191SJ
74F191PC
Package
Number
M16A
M16D
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
Logic Symbols
Connection Diagram
IEEE/IEC
©1988 Fairchild Semiconductor Corporation
74F191 Rev. 1.0.2
www.fairchildsemi.com
74F191 Up/Down Binary Counter with Preset and Ripple Clock
Unit Loading/Fan Out
Pin Names
CE
CP
P
0
–P
3
PL
U/D
Q
0
–Q
3
RC
TC
Description
Count Enable Input (Active LOW)
Clock Pulse Input (Active Rising Edge)
Parallel Data Inputs
Asynchronous Parallel Load Input (Active LOW)
Up/Down Count Control Input
Flip-Flop Outputs
Ripple Clock Output (Active LOW)
Terminal Count Output (Active HIGH)
U.L.
HIGH / LOW
1.0 / 3.0
1.0 / 1.0
1.0 / 1.0
1.0 / 1.0
1.0 / 1.0
50 / 33.3
50 / 33.3
50 / 33.3
Input I
IH
/ I
IL
Output I
OH
/ I
OL
20µA / -1.8mA
20µA / -0.6 mA
20µA / -0.6 mA
20µA / -0.6mA
20µA / -0.6mA
-1mA / 20mA
-1mA / 20mA
-1mA / 20mA
Functional Description
The 74F191 is a synchronous up/down 4-bit binary
counter. It contains four edge-triggered flip-flops, with
internal gating and steering logic to provide individual
preset, count-up and count-down operations.
Each circuit has an asynchronous parallel load capability
permitting the counter to be preset to any desired num-
ber. When the Parallel Load (PL) input is LOW, informa-
tion present on the Parallel Data inputs (P
0
–P
3
) is loaded
into the counter and appears on the Q outputs. This
operation overrides the counting functions, as indicated
in the Mode Select Table.
A HIGH signal on the CE input inhibits counting. When
CE is LOW, internal state changes are initiated synchro-
nously by the LOW-to-HIGH transition of the clock input.
The direction of counting is determined by the U/D input
signal, as indicated in the Mode Select Table. CE and
U/D can be changed with the clock in either state, pro-
vided only that the recommended setup and hold times
are observed.
Two types of outputs are provided as overflow/underflow
indicators. The Terminal Count (TC) output is normally
LOW and goes HIGH when a circuit reaches zero in the
count-down mode or reaches 15 in the count-up mode.
The TC output will then remain HIGH until a state
change occurs, whether by counting or presetting or until
U/D is changed. The TC output should not be used as a
clock signal because it is subject to decoding spikes.
The TC signal is also used internally to enable the Ripple
Clock (RC) output. The RC output is normally HIGH.
When CE is LOW and TC is HIGH, the RC output will go
LOW when the clock next goes LOW and will stay LOW
until the clock goes HIGH again. This feature simplifies
the design of multistage counters, as indicated in Figure
1 and Figure 2. In Figure 1, each RC output is used as
the clock input for the next higher stage. This configura-
tion is particularly advantageous when the clock source
has a limited drive capability, since it drives only the first
stage. To prevent counting in all stages it is only neces-
sary to inhibit the first stage, since a HIGH signal on CE
inhibits the RC output pulse, as indicated in the RC Truth
Table. A disadvantage of this configuration, in some
applications, is the timing skew between state changes
in the first and last stages. This represents the cumula-
tive delay of the clock as it ripples through the preceding
stages.
A method of causing state changes to occur simulta-
neously in all stages is shown in Figure 2. All clock
inputs are driven in parallel and the RC outputs propa-
gate the carry/borrow signals in ripple fashion. In this
configuration the LOW state duration of the clock must
be long enough to allow the negative-going edge of the
carry/borrow signal to ripple through to the last stage
before the clock goes HIGH. There is no such restriction
on the HIGH state duration of the clock, since the RC
output of any device goes HIGH shortly after its CP input
goes HIGH.
The configuration shown in Figure 3 avoids ripple delays
and their associated restrictions. The CE input for a
given stage is formed by combining the TC signals from
all the preceding stages. Note that in order to inhibit
counting an enable signal must be included in each carry
gate. The simple inhibit scheme of Figure 1 and Figure 2
doesn’t apply, because the TC output of a given stage is
not affected by its own CE.
©1988 Fairchild Semiconductor Corporation
74F191 Rev. 1.0.2
www.fairchildsemi.com
2
74F191 Up/Down Binary Counter with Preset and Ripple Clock
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
T
STG
T
A
T
J
V
CC
V
IN
I
IN
V
O
Storage Temperature
Parameter
Ambient Temperature Under Bias
Junction Temperature Under Bias
V
CC
Pin Potential to Ground Pin
Input Voltage
(2)
Input Current
(2)
Voltage Applied to Output in HIGH State (with V
CC
=
0V)
Standard Output
3-STATE Output
Current Applied to Output in LOW State (Max.)
Rating
–65°C to +150°C
–55°C to +125°C
–55°C to +150°C
–0.5V to +7.0V
–0.5V to +7.0V
–30mA to +5.0mA
–0.5V to V
CC
–0.5V to +5.5V
twice the rated I
OL
(mA)
Note:
2. Either voltage limit or current limit is sufficient to protect inputs.
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol
T
A
V
CC
Free Air Ambient Temperature
Supply Voltage
Parameter
Rating
0°C to +70°C
+4.5V to +5.5V
©1988 Fairchild Semiconductor Corporation
74F191 Rev. 1.0.2
www.fairchildsemi.com
5
DSP and ARM Processors
京公网安备 11010802033920号
EEWORLD
