EEWORLDEEWORLDEEWORLD

Part Number

Search

5T93GL101PFI

Description
Low Skew Clock Driver, 5T Series, 10 True Output(s), 0 Inverted Output(s), PQFP44, TQFP-44
Categorylogic    logic   
File Size150KB,14 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

5T93GL101PFI Overview

Low Skew Clock Driver, 5T Series, 10 True Output(s), 0 Inverted Output(s), PQFP44, TQFP-44

5T93GL101PFI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionTQFP-44
Contacts44
Reach Compliance Codenot_compliant
ECCN codeEAR99
series5T
Input adjustmentDIFFERENTIAL MUX
JESD-30 codeS-PQFP-G44
JESD-609 codee0
length10 mm
Logic integrated circuit typeLOW SKEW CLOCK DRIVER
Humidity sensitivity level3
Number of functions1
Number of inverted outputs
Number of terminals44
Actual output times10
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeTQFP44,.47SQ,32
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
power supply2.5 V
Prop。Delay @ Nom-Sup2.2 ns
propagation delay (tpd)2.2 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.075 ns
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
width10 mm
minfmax450 MHz

5T93GL101PFI Preview

IDT5T93GL101
2.5V LVDS 1:10 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
2.5V LVDS 1:10
GLITCHLESS CLOCK BUFFER
TERABUFFER™ II
FEATURES:
IDT5T93GL101
Guaranteed Low Skew < 75ps (max)
Very low duty cycle distortion < 100ps (max)
High speed propagation delay < 2.2ns (max)
Up to 450MHz operation
Selectable inputs
Hot insertable and over-voltage tolerant inputs
3.3V / 2.5V LVTTL, HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V),
CML, or LVDS input interface
Selectable differential inputs to ten LVDS outputs
Power-down mode
2.5V V
DD
Available in TQFP package
DESCRIPTION:
APPLICATIONS:
• Clock distribution
The IDT5T93GL101 2.5V differential clock buffer is a user-selectable
differential input to ten LVDS outputs . The fanout from a differential input to ten
LVDS outputs reduces loading on the preceding driver and provides an efficient
clock distribution network. The IDT5T93GL101 can act as a translator from a
differential HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS
input to LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be
used to translate to LVDS outputs. The redundant input capability allows for a
glitchless change-over from a primary clock source to a secondary clock
source. Selectable inputs are controlled by SEL. During the switchover, the
output will disable low for up to three clock cycles of the previously-selected input
clock. The outputs will remain low for up to three clock cycles of the newly-
selected clock, after which the outputs will start from the newly-selected input.
A FSEL pin has been implemented to control the switchover in cases where a
clock source is absent or is driven to DC levels below the minimum specifications.
The IDT5T93GL101 outputs can be asynchronously enabled/disabled.
When disabled, the outputs will drive to the value selected by the GL pin. Multiple
power and grounds reduce noise.
FUNCTIONAL BLOCK DIAGRAM
GL
G1
Q1
Q1
OUTPUT
CONTROL
PD
OUTPUT
CONTROL
Q2
Q2
A1
A1
1
OUTPUT
CONTROL
Q3
Q3
A2
A2
0
OUTPUT
CONTROL
Q4
Q4
SEL
FSEL
G2
OUTPUT
CONTROL
Q5
Q5
OUTPUT
CONTROL
Q6
Q6
OUTPUT
CONTROL
Q7
Q7
OUTPUT
CONTROL
Q8
Q8
OUTPUT
CONTROL
Q9
Q9
OUTPUT
CONTROL
Q10
Q10
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
JANUARY 2007
DSC-6741/5
© 2007 Integrated Device Technology, Inc.
IDT5T93GL101
2.5V LVDS 1:10 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
GND
44 43 42 41 40 39 38 37 36 35 34
G
1
GND
V
DD
GND
Q
1
Q
1
Q
2
Q
2
V
DD
A
1
A
1
1
2
3
4
5
6
7
8
9
10
11
12 13 14 15 16 17 18 19 20 21 22
33
32
31
30
29
28
27
26
25
24
23
G
2
PD
V
DD
GND
Q
7
Q
7
Q
6
Q
6
V
DD
A
2
A
2
GND
TQFP
TOP VIEW
2
GND
V
DD
V
DD
GL
Q
3
Q
3
Q
4
Q
4
Q
5
Q
5
FSEL
SEL
V
DD
V
DD
Q
10
Q
10
Q
9
Q
9
Q
8
Q
8
IDT5T93GL101
2.5V LVDS 1:10 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
DD
V
I
V
O
T
STG
T
J
Input Voltage
Output Voltage
(2)
Storage Temperature
Junction Temperature
Description
Power Supply Voltage
Max
–0.5 to +3.6
–0.5 to +3.6
–0.5 to V
DD
+0.5
–65 to +150
150
Unit
V
V
V
°C
°C
CAPACITANCE
(1)
(T
A
= +25°C, F = 1.0MHz)
Symbol
C
IN
Parameter
Input Capacitance
Min
Typ.
Max.
3
Unit
pF
NOTE:
1. This parameter is measured at characterization but not tested
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. Not to exceed 3.6V.
RECOMMENDED OPERATING RANGE
Symbol
T
A
V
DD
Description
Ambient Operating Temperature
Internal Power Supply Voltage
Min.
–40
2.3
Typ.
+25
2.5
Max.
+85
2.7
Unit
°C
V
PIN DESCRIPTION
Symbol
A
[1:2]
A
[1:2]
I/O
I
I
Type
Adjustable
(1,4)
Adjustable
(1,4)
Description
Clock input. A
[1:2]
is the "true" side of the differential clock input.
Complementary clock inputs.
A
[1:2]
is the complementary side of A
[1:2].
For LVTTL single-ended operation,
A
[1:2]
should be set to the
desired toggle voltage for A
[1:2]
:
3.3V LVTTL V
REF
= 1650mV
2.5V LVTTL V
REF
= 1250mV
Gate control for differential outputs Q
1
and
Q
1
through Q
5
and
Q
5
. When
G
1
is LOW, the differential outputs are active. When
G
1
is
HIGH, the differential outputs are asynchronously driven to the level designated by GL
(2)
.
Gate control for differential outputs Q
6
and
Q
6
through Q
10
and
Q
10
. When
G
2
is LOW, the differential outputs are active. When
G
2
is
HIGH, the differential outputs are asynchronously driven to the level designated by GL
(2)
.
Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary" outputs disable LOW. If LOW, "true"
outputs disable LOW and "complementary" outputs disable HIGH.
Clock outputs
Complementary clock outputs
Reference clock select. When LOW, selects A
2
and
A
2
. When HIGH, selects A
1
and
A
1
.
Power-down control. Shuts off entire chip. If LOW, the device goes into low power mode. Inputs and outputs are disabled. Both
"true" and "complementary" outputs will pull to V
DD
. Set HIGH for normal operation.
(3)
At a rising edge, FSEL forces select to the input designated by SEL. Set LOW for normal operation.
Power supply for the device core and inputs
Ground
G
1
G
2
GL
Qn
Qn
SEL
PD
FSEL
V
DD
GND
I
I
I
O
O
I
I
I
LVTTL
LVTTL
LVTTL
LVDS
LVDS
LVTTL
LVTTL
LVTTL
PWR
PWR
NOTES:
1. Inputs are capable of translating the following interface standards:
Single-ended 3.3V and 2.5V LVTTL levels
Differential HSTL and eHSTL levels
Differential LVEPECL (2.5V) and LVPECL (3.3V) levels
Differential LVDS levels
Differential CML levels
2. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt
pulses or be able to tolerate them in down stream circuitry.
3. It is recommended that the outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-
up after asserting
PD.
4. The user must take precautions with any differential input interface standard being used in order to prevent instability when there is no input signal.
3
IDT5T93GL101
2.5V LVDS 1:10 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING
RANGE FOR LVTTL
(1)
Symbol
Parameter
Input Characteristics
I
IH
Input HIGH Current
I
IL
Input LOW Current
V
IK
Clamp Diode Voltage
V
IN
DC Input Voltage
V
IH
DC Input HIGH
V
IL
DC Input LOW
V
THI
DC Input Threshold Crossing Voltage
Single-Ended Reference Voltage
(3)
V
REF
Test Conditions
V
DD
= 2.7V
V
DD
= 2.7V
V
DD
= 2.3V, I
IN
= -18mA
Min.
- 0.3
1.7
Typ.
(2)
- 0.7
Max
±5
±5
- 1.2
+3.6
0.7
Unit
μA
V
V
V
V
V
V
3.3V LVTTL
2.5V LVTTL
V
DD
/2
1.65
1.25
NOTES:
1. See RECOMMENDED OPERATING RANGE table.
2. Typical values are at V
DD
= 2.5V, +25°C ambient.
3. For A
[1:2]
single-ended operation,
A
[1:2]
is tied to a DC reference voltage.
DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING
RANGE FOR DIFFERENTIAL INPUTS
(1)
Symbol
Parameter
Input Characteristics
I
IH
Input HIGH Current
I
IL
Input LOW Current
V
IK
Clamp Diode Voltage
V
IN
DC Input Voltage
V
DIF
DC Differential Voltage
(2)
V
CM
DC Common Mode Input Voltage
(3)
Test Conditions
V
DD
= 2.7V
V
DD
= 2.7V
V
DD
= 2.3V, I
IN
= -18mA
Min.
- 0.3
0.1
0.05
Typ.
(4)
- 0.7
Max
±5
±5
- 1.2
+3.6
V
DD
Unit
μA
V
V
V
V
NOTES:
1. See RECOMMENDED OPERATING RANGE table.
2. V
DIF
specifies the minimum input differential voltage (V
TR
- V
CP
) required for switching where V
TR
is the "true" input level and V
CP
is the "complement" input level. The DC differential
voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
3. V
CM
specifies the maximum allowable range of (V
TR
+ V
CP
) /2.
4. Typical values are at V
DD
= 2.5V, +25°C ambient.
DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING
RANGE FOR LVDS
(1)
Symbol
Parameter
Output Characteristics
V
OT
(+)
Differential Output Voltage for the True Binary State
V
OT
(-)
Differential Output Voltage for the False Binary State
ΔV
OT
Change in V
OT
Between Complementary Output States
V
OS
Output Common Mode Voltage (Offset Voltage)
ΔV
OS
Change in V
OS
Between Complementary Output States
I
OS
Outputs Short Circuit Current
Differential Outputs Short Circuit Current
I
OSD
NOTES:
1. See RECOMMENDED OPERATING RANGE table.
2. Typical values are at V
DD
= 2.5V, +25°C ambient.
Test Conditions
Min.
247
247
1.125
Typ.
(2)
1.2
12
6
Max
454
454
50
1.375
50
24
12
Unit
mV
mV
mV
V
mV
mA
mA
V
OUT
+ and V
OUT
- = 0V
V
OUT
+ = V
OUT
-
4
IDT5T93GL101
2.5V LVDS 1:10 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
DIFFERENTIAL INPUT AC TEST CONDITIONS FOR HSTL
Symbol
V
DIF
V
X
D
H
V
THI
t
R
, t
F
Parameter
Input Signal Swing
(1)
Differential Input Signal Crossing Point
(2)
Duty Cycle
Input Timing Measurement Reference Level
(3)
Input Signal Edge Rate
(4)
Value
1
750
50
Crossing Point
2
Units
V
mV
%
V
V/ns
NOTES:
1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the V
DIF
(AC)
specification under actual use conditions.
2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the V
X
specification under
actual use conditions.
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.
DIFFERENTIAL INPUT AC TEST CONDITIONS FOR eHSTL
Symbol
V
DIF
V
X
D
H
V
THI
t
R
, t
F
Parameter
Input Signal Swing
Duty Cycle
Input Timing Measurement Reference Level
(3)
Input Signal Edge Rate
(4)
(1)
Value
1
900
50
Crossing Point
2
Units
V
mV
%
V
V/ns
Differential Input Signal Crossing Point
(2)
NOTES:
1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the V
DIF
(AC)
specification under actual use conditions.
2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the V
X
specification under
actual use conditions.
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.
DIFFERENTIAL INPUT AC TEST CONDITIONS FOR LVEPECL (2.5V) AND
LVPECL (3.3V)
Symbol
V
DIF
V
X
D
H
V
THI
t
R
, t
F
Parameter
Input Signal Swing
(1)
Differential Input Signal Crossing Point
(2)
Duty Cycle
Input Timing Measurement Reference Level
(3)
Input Signal Edge Rate
(4)
Value
732
LVEPECL
LVPECL
1082
1880
50
Crossing Point
2
Units
mV
mV
%
V
V/ns
NOTES:
1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the V
DIF
(AC)
specification under actual use conditions.
2. 1082mV LVEPECL (2.5V) and 1880mV LVPECL (3.3V) crossing point levels are specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment.
This device meets the V
X
specification under actual use conditions.
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.
5
DSP SM510 simulator circuit diagram
DSP SM510 simulator circuit diagram...
shicong DSP and ARM Processors
How to select DSP for processing signals above 100MHz?
[font=Microsoft YaHei][color=#333333]I don't know which DSP is suitable for selection. The requirement is to process signals above 100MHz. [/color][/font] [font=Microsoft YaHei][color=#333333]The refe...
Jacktang DSP and ARM Processors
In-depth review: STM32 Nucleo BlueNRG Part 1 [Quick start information summary]
[i=s] This post was last edited by arthasarthas on 2014-12-31 12:28 [/i] 1. Of course it is the development environment. I use MDK5.10. If you don’t have MDK installed, you can download, install and c...
arthasarthas stm32/stm8
Serial communication based on Windows CE MSCEComm control.pdf
Serial communication based on Windows CE MSCEComm control.pdf...
yuandayuan6999 MCU
The interrupt program is erased
I would like to ask you:My hot table program has an exception after running for a period of time. After reading back the code, I found that starting from the address 0xFFE0, which is the interrupt vec...
tyrone3000 Microcontroller MCU
I would like to ask an expert whether a four-wire PT100 thermal resistor can be connected as a two-wire or three-wire system?
Our company's DCS module supports three-wire thermal resistors, but I see that our company's on-site thermal resistors have four wiring terminals, namely ABCD, but others only connect two wires, that ...
eeleader-mcu MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1189  2638  2926  290  2466  24  54  59  6  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号