datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> 8344AY-01T
PDF
Preview

8344AY-01T

Description
Clock Driver, 8344 Series, 24 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBC, LQFP-48
Categorylogic    logic   
File Size275KB，17 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

8344AY-01T Overview

Clock Driver, 8344 Series, 24 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBC, LQFP-48

8344AY-01T Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionLFQFP, QFP48,.35SQ,20
Contacts48
Reach Compliance Codenot_compliant
ECCN codeEAR99
Other featuresALSO OPERATES AT 3.3V SUPPLY
series8344
Input adjustmentDIFFERENTIAL MUX
JESD-30 codeS-PQFP-G48
JESD-609 codee0
length7 mm
Logic integrated circuit typeCLOCK DRIVER
MaximumI(ol)0.036 A
Humidity sensitivity level3
Number of functions1
Number of inverted outputs
Number of terminals48
Actual output times24
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP48,.35SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)240
power supply2.5/3.3 V
Prop。Delay @ Nom-Sup5 ns
propagation delay (tpd)5 ns
Certification statusNot Qualified
Same Edge Skew-Max（tskwd）0.2 ns
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width7 mm

8344AY-01T Preview

LOW SKEW, 1-TO-24 DIFFERENTIAL-
TO-LVCMOS/LVTTL FANOUT BUFFER
ICS8344-01
G
ENERAL
D
ESCRIPTION
The ICS8344-01 is a low voltage, low skew
fanout buffer and a member of the HiPerClockS ™
HiPerClockS™
family of High Performance Clock Solutions from
IDT. The ICS8344-01 has two selectable clock in-
puts. The CLKx, nCLKx pairs can accept most
standard differential input levels. The ICS8344-01 is designed
to translate any differential signal level to LVCMOS/LVTTL lev-
els. The low impedance LVCMOS/LVTTL outputs are designed
to drive 50Ω series or parallel terminated transmission lines.
The effective fanout can be increased to 48 by utilizing the
ability of the outputs to drive two series terminated lines.
Redundant clock applications can make use of the dual clock
inputs which also facilitate board level testing. The clock
enable is internally synchronized to eliminate runt pulses on
the outputs during asynchronous assertion/deassertion of the
clock enable pin. The outputs are driven low when disabled.
The ICS8344-01 is characterized at full 3.3V, full 2.5V and mixed
3.3V input and 2.5V output operating supply modes.
F
EATURES
•
Twenty-four LVCMOS/LVTTL outputs,
7Ω typical output impedance
•
Two selectable differential CLKx, nCLKx inputs
•
CLK0, nCLK0 and CLK1, nCLK1 pairs can accept the
following input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
•
Output frequency up to 250MHz
•
Translates any single ended input signal to LVCMOS/LVTTL
with resistor bias on nCLK input
•
Synchronous clock enable
•
Additive phase jitter RMS: 0.21ps (typical)
•
Output skew: 200ps (maximum)
•
Part-to-part skew: 900ps (maximum)
•
Bank skew: 85ps (maximum)
•
Propagation delay: 5ns (maximum)
•
Output supply modes:
Core/Output
3.3V/3.3V
2.5V/2.5V
3.3V/2.5V
•
0°C to 70°C ambient operating temperature
•
Available in both standard (RoHS 5) and lead-free (RoHS 6)
packages
IC
S
Guaranteed output and part-to-part skew characteristics make
the ICS8344-01 ideal for those clock distribution applications
demanding well defined performance and repeatability.
B
LOCK
D
IAGRAM
CLK_SEL
Pulldown
CLK0
Pulldown
nCLK0
Pullup
CLK1
Pulldown
nCLK1
Pullup
0
1
Q0:Q7
P
IN
A
SSIGNMENT
48 47 46 45 44 43 42 41 40 39 38 37
1
36
2
35
3
34
4
33
5
32
48-Lead LQFP
6
31
7mm x 7mm x 1.4mm
7
30
package body
8
29
Y Package
9
28
Top View
10
27
11
26
12
25
13 14 15 16 17 18 19 20 21 22 23 24
Q8
Q9
V
DDO
GND
Q10
Q11
Q12
Q13
V
DDO
GND
Q14
Q15
Q8:Q15
Q16:Q23
LE
Q
Q16
Q17
V
DDO
GND
Q18
Q19
Q20
Q21
V
DDO
GND
Q22
Q23
ICS8344-01
Q7
Q6
V
DDO
GND
Q5
Q4
Q3
Q2
V
DDO
GND
Q1
Q0
CLK_EN
Pullup
nc
OE
CLK_EN
CLK0
nCLK0
V
DD
GND
CLK1
nCLK1
V
DD
GND
CLK_SEL
nD
OE
Pullup
IDT
™
/ ICS
™
LVCMOS/LVTTL FANOUT BUFFER
1
ICS8344AY-01 REV. C SEPTEMBER 9, 2008
ICS8344-01
LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1, 2, 5, 6
7, 8, 11, 12
3, 9, 28,
34, 39, 45
4, 10, 14,18,
27, 33, 40, 46
13
15, 19
16
17
20
21
22
23
Name
Q16, Q17, Q18, Q19
Q20, Q21, Q22, Q23
V
DDO
GND
CLK_SEL
V
DD
nCLK1
CLK1
nCLK0
CLK0
CLK_EN
OE
Type
Output
Power
Power
Input
Power
Input
Input
Input
Input
Input
Input
Description
Q16 thru Q23 outputs. 7
Ω
typical output impedance.
Output supply pins. Connect 3.3V or 2.5V.
Power supply ground. Connect to ground.
Clock select input. When HIGH, selects CLK1, nCLK inputs,
Pulldown When LOW, selects CLK0, nCLK0 inputs.
LVCMOS / LVTTL interface levelss.
Positive supply pins. Connect 3.3V or 2.5V.
Pullup
Pullup
Inver ting differential LVPECL clock input.
Inver ting differential LVPECL clock input.
Pulldown Non-inver ting differential LVPECL clock input.
Pulldown Non-inver ting differential LVPECL clock input.
Synchronizing control for enabling and disabling clock outputs.
Pullup
LVCMOS interface levels.
Output enable. Controls enabling and disabling of outputs
Pullup
Q0 thru Q23.
No connect.
24
nc
Unused
25, 26, 29, 30
Q0, Q1, Q2, Q3
Output
Q0 thru Q7 outputs. 7
Ω
typical output impedance.
31, 32, 35, 36
Q4, Q5, Q6, Q7
37, 38, 41, 42
Q8, Q9, Q10, Q11
Output
Q8 thru Q15 outputs. 7
Ω
typical output impedance.
43, 44, 47, 48 Q12, Q13, Q14, Q15
NOTE:
Pullup
and
Pulldown
refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
Parameter
Input Capacitance
CLK0, nCLK0,
CLK1, nCLK1
CLK_SEL,
CLK_EN, OE
V
DDO
= 3.465V
V
DDO
= 2.675V
23
16
51
51
7
Test Conditions
Minimum
Typical
Maximum
4
4
Units
pF
pF
pF
pF
kΩ
kΩ
Ω
C
PD
R
PULLUP
R
PULLDOWN
R
OUT
Power Dissipation Capacitance
(per output)
Input Pullup Resistor
Input Pulldown Resistor
Output Impedance
IDT
™
/ ICS
™
LVCMOS/LVTTL FANOUT BUFFER
2
ICS8344AY-01 REV. C SEPTEMBER 9, 2008
ICS8344-01
LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
T
ABLE
3A. O
UTPUT
E
NABLE
F
UNCTION
T
ABLE
Banks 1, 2, 3
Inputs
OE
0
1
CLK_EN
X
0
Outputs
Q0-Q23
Hi-Z
Disabled in logic LOW state. NOTE 1
1 (default)
1 (default)
Enabled. NOTE 1
NOTE 1: The clock enable and disable function is synchronous to the falling
edge of the selected reference clock.
T
ABLE
3B. C
LOCK
S
ELECT
F
UNCTION
T
ABLE
Control Input
CLK_SEL
0 (default)
1
CLK0, nCLK0
Selected
De-selected
Clock
CLK1, nCLK1
De-selected
Selected
T
ABLE
3C. C
LOCK
I
NPUT
F
UNCTION
T
ABLE
Inputs
OE
1 (default)
1
1
1
1
CLK0, CLK1
0 (default)
1
0
1
Biased; NOTE 1
nCLK0, nCLK1
1 (default)
0
Biased; NOTE 1
Biased; NOTE 1
0
Outputs
Q0 thru Q23
LOW
HIGH
LOW
HIGH
HIGH
Input to Output Mode
Differential to Single Ended
Differential to Single Ended
Single Ended to Differential
Single Ended to Differential
Single Ended to Differential
Polarity
Non Inver ting
Non Inver ting
Non Inver ting
Non Inver ting
Inver ting
1
Biased; NOTE 1
1
LOW
Single Ended to Differential
Inver ting
NOTE 1: Please refer to the Application Information section on page 8, Figure 1, which discusses
Wiring the Differential
Input to Accept Single-Ended Levels.
IDT
™
/ ICS
™
LVCMOS/LVTTL FANOUT BUFFER
3
ICS8344AY-01 REV. C SEPTEMBER 9, 2008
ICS8344-01
LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
Inputs, V
I
Outputs, V
O
4.6V
-0.5V to V
DD
+ 0.5 V
-0.5V to V
DDO
+ 0.5V
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional op-
eration of product at these conditions or any conditions beyond
those listed in the
DC Characteristics
or
AC Characteristics
is not
implied. Exposure to absolute maximum rating conditions for ex-
tended periods may affect product reliability.
Package Thermal Impedance,
θ
JA
47.9°C/W (0 lfpm)
Storage Temperature, T
STG
-65°C to 150°C
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= V
DDO
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
V
DD
V
DDO
I
DD
Parameter
Positive Supply Voltage
Output Supply Voltage
Quiescent Power Supply Current
Test Conditions
Minimum
3.135
3.135
Typical
3.3
3.3
Maximum
3.465
3.465
95
Units
V
V
mA
T
ABLE
4B. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= 3.3V±5%, V
DDO
= 2.5V±5%, T
A
= 0°C
TO
70°C
Symbol
V
DD
V
DDO
I
DD
Parameter
Positive Supply Voltage
Output Supply Voltage
Quiescent Power Supply Current
Test Conditions
Minimum
3.135
2.375
Typical
3.3
2.5
Maximum
3.465
2.625
95
Units
V
V
mA
T
ABLE
4C. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= V
DDO
= 2.5V±5%, T
A
= 0°C
TO
70°C
Symbol
V
DD
V
DDO
I
DD
Parameter
Positive Supply Voltage
Output Supply Voltage
Quiescent Power Supply Current
Test Conditions
Minimum
2.375
2.375
Typical
2.5
2.5
Maximum
2.625
2.625
95
Units
V
V
mA
T
ABLE
4D. LVCMOS/LVTTL DC C
HARACTERISTICS
,
V
DD
= V
DDO
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
V
IH
V
IL
I
IH
I
IL
V
OH
V
OL
Parameter
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
Output High Voltage
Output Low Voltage
CLK_SEL, CLK_EN,
OE
CLK_SEL, CLK_EN,
OE
CLK_EN, OE
CLK_SEL
CLK_EN, OE
CLK_SEL
Test Conditions
Minimum
2
-0.3
V
DD
= V
IN
= 3.465V
V
DD
= V
IN
= 3.465V
V
DD
= 3.465, V
IN
= 0V
V
DD
= 3.465, V
IN
= 0V
V
DD
= V
DDO
= 3.135V
I
OH
= -36mA
V
DD
= V
DDO
= 3.135V
I
OL
= 36mA
-150
-5
2.7
0.5
Typical
Maximum
3.8
0.8
5
150
Units
V
V
µA
µA
µA
µA
V
V
IDT
™
/ ICS
™
LVCMOS/LVTTL FANOUT BUFFER
4
ICS8344AY-01 REV. C SEPTEMBER 9, 2008
ICS8344-01
LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
T
ABLE
4E. LVCMOS/LVTTL DC C
HARACTERISTICS
,
V
DD
= 3.3V±5%, V
DDO
= 2.5V±5%, T
A
= 0°C
TO
70°C
Symbol
V
IH
V
IL
I
IH
I
IL
V
OH
Parameter
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
CLK_SEL, CLK_EN,
OE
CLK_SEL, CLK_EN,
OE
CLK_EN, OE
CLK_SEL
CLK_EN, OE
CLK_SEL
Test Conditions
Minimum
2
-0.3
V
DD
= V
IN
= 3.465V
V
DD
= V
IN
= 3.465V
V
DD
= 3.465, V
IN
= 0V
V
DD
= 3.465, V
IN
= 0V
V
DD
= 3.135V
V
DDO
= 2.375V
I
OH
= -27mA
V
DD
= 3.135V
V
DDO
= 2.375V
I
OL
= 27mA
-150
-5
1.9
Typical
Maximum
3.8
0.8
5
150
Units
V
V
µA
µA
µA
µA
V
Output High Voltage
V
OL
Output Low Voltage
0.4
V
T
ABLE
4F. LVCMOS/LVTTL DC C
HARACTERISTICS
,
V
DD
= V
DDO
= 2.5V±5%, T
A
= 0°C
TO
70°C
Symbol
V
IH
V
IL
I
IH
I
IL
V
OH
V
OL
Parameter
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
Output High Voltage
Output Low Voltage
CLK_SEL, CLK_EN,
OE
CLK_SEL, CLK_EN,
OE
CLK_EN, OE
CLK_SEL
CLK_EN, OE
CLK_SEL
Test Conditions
Minimum
2
-0.3
V
DD
= V
IN
= 2.625V
V
DD
= V
IN
= 2.625V
V
DD
= 2.625, V
IN
= 0V
V
DD
= 2.625, V
IN
=0V
V
DD
= V
DDO
= 2.375V
I
OH
= -27mA
V
DD
= V
DDO
= 2.375V
I
OL
= 27mA
-150
-5
1.9
0.4
Typical
Maximum
2.9
0.8
5
150
Units
V
V
µA
µA
µA
µA
V
V
IDT
™
/ ICS
™
LVCMOS/LVTTL FANOUT BUFFER
5
ICS8344AY-01 REV. C SEPTEMBER 9, 2008
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

8344AY-01T Related Products

8344AY-01T 8344AY-01
Description Clock Driver, 8344 Series, 24 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBC, LQFP-48 Low Skew Clock Driver, 8344 Series, 24 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBC, LQFP-48
Is it lead-free? Contains lead Contains lead
Is it Rohs certified? incompatible incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code QFP QFP
package instruction LFQFP, QFP48,.35SQ,20 LFQFP, QFP48,.35SQ,20
Contacts 48 48
Reach Compliance Code not_compliant not_compliant
ECCN code EAR99 EAR99
Other features ALSO OPERATES AT 3.3V SUPPLY ALSO OPERATES AT 3.3V SUPPLY
series 8344 8344
Input adjustment DIFFERENTIAL MUX DIFFERENTIAL MUX
JESD-30 code S-PQFP-G48 S-PQFP-G48
JESD-609 code e0 e0
length 7 mm 7 mm
Logic integrated circuit type CLOCK DRIVER LOW SKEW CLOCK DRIVER
MaximumI(ol) 0.036 A 0.036 A
Humidity sensitivity level 3 3
Number of functions 1 1
Number of terminals 48 48
Actual output times 24 24
Maximum operating temperature 70 °C 70 °C
Output characteristics 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LFQFP LFQFP
Encapsulate equivalent code QFP48,.35SQ,20 QFP48,.35SQ,20
Package shape SQUARE SQUARE
Package form FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius) 240 240
power supply 2.5/3.3 V 2.5/3.3 V
Prop。Delay @ Nom-Sup 5 ns 5 ns
propagation delay (tpd) 5 ns 5 ns
Certification status Not Qualified Not Qualified
Same Edge Skew-Max（tskwd） 0.2 ns 0.2 ns
Maximum seat height 1.6 mm 1.6 mm
Maximum supply voltage (Vsup) 2.625 V 2.625 V
Minimum supply voltage (Vsup) 2.375 V 2.375 V
Nominal supply voltage (Vsup) 2.5 V 2.5 V
surface mount YES YES
Temperature level COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature 20 20
width 7 mm 7 mm

Recommended Resources

LED drive circuit using low-frequency transformer and resistor current-limiting half-wave or full-wave rectification

Voltage controlled filter circuit diagram (1)

Input status indication circuit

Human body sensor light circuit

M50119F (TV) infrared remote control transmitter circuit

Ten-channel home appliance remote control

Netizens' chat: I heard that some 103 have increased to 100, and 407 is already 70 per piece.
This morning I saw an engineer say in the group:——I heard that some 103 have increased to 100 ——407 is already 70 a pieceI've been hearing about price increases recently, and I'm curious. I feel like ...
nmg Domestic Chip Exchange
Help: 430 assembly division program, 32-bit/16-bit
I am a beginner in 430 and found that there is no division instruction in assembly language. Can the moderator and other experts provide a 32-bit/16-bit division assembly program? Thank you....
carmack Microcontroller MCU
R5F10AGC MCU automatic reset
Is anyone using this IC? It automatically resets when powered on....
新新之家 Renesas Electronics MCUs
Kinetis DAC module (Part 2)
4. DAC Control Register 0 (DACx_C0）l DACEN: DAC enable.DACEN=0: DAC is disabled;DACEN=1: DAC enabled.l DACRFS: DAC reference selection.DACRFS=0: select DACREF_1 as the reference voltage;DACRFS=1: Sele...
bluehacker NXP MCU
How to read the clock counter block diagram in the data sheet?
How do I read the clock counter block diagram in the data sheet? I don't understand...
QWE4562009 MCU
Recruitment Shopfloor SW Engineer-Software Engineer
If interested, please contact pangyuxi@danfoss.comBU/Department：Supply Chain Location :JiaxingGeneral Job Description: Work experience: 1-3 years Minimum education: Bachelor degree Number of positions...
diaozxin Recruitment
Shortcut:   A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

  1. DJT10F19-35BA
  2. M85049-115S11KW01-6D
  3. MAX6390XS30D7+T
  4. PH1-GS2FC2561
  5. HW-26-15-S-D-250-SM
  6. VJ1206Y223KFAAR2M
  7. HG2C20,3,4GM1204MRH
  8. 6PC2ERB334KAF
  9. AME8805HEETZ
  10. AZ23C4V3T/R7
  11. A2006WR-2x5P
  12. D3961WR-10P-H

Popular Articles

  1. 51 MCU-LCD screen code explanation
  2. HUAYU Automotive 4D Imaging Millimeter Wave Radar R&D Completes Four Seasons of Mass Production
  3. STM8S003 STM8S103 PWM implementation
  4. Opportunities in the automotive electronics industry in the next few years
  5. GlobalFoundries CEO: Chip production capacity must double within 10 years to solve chip shortage problem
  6. LeddarTech to Participate in Three Major International Events in September 2021
  7. Autonomous Vehicle Industry Weekly Report
  8. Xiaomi also has a top-of-the-line flagship: charging speed breaks the record
  9. Wireless charging pad, can be used with iPhone or Android and other Qi devices
  10. C51 independent keyboard key detection example

Technical ResourceMore

  1. AG6202 PCB design schematic | AG6206 design schematic | AG6206 demoboard reference design circuit
  2. Small signal analysis and testing of switching power supplies
  3. Flyback Handouts
  4. Selection Sort.zip
  5. Protues simulation example (8051) - PWM control LED brightness simulation program.rar
  6. MATLAB Case 29 Kohonen Network Clustering Algorithm - Network Intrusion Clustering.rar
  7. TI_Switching Power Supply Basics
  8. Application of air gap in ferrite core
  9. Theoretical basis of electromagnetic field
  10. Metal soft magnetic powder core suitable for high frequency era

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 129  1555  1131  1780  2879  3  32  23  36  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号