The UT54ACS157 and the UT54ACTS157 are monolithic data
selectors/multiplexers. A 4-bit word is selected from one of two
sources and is routed to the four outputs. A separate strobe
input, G, is provided.
The devices are characterized over full military temperature
range of -55 C to +125 C.
FUNCTION TABLE
INPUTS
STROBE
G
H
L
L
L
L
SELECT
A/B
X
L
L
H
H
DATA
A
X
L
H
X
X
B
X
X
X
L
H
Y
L
L
H
L
H
A/B
A1
B1
Y1
A2
B2
Y2
V
SS
16-Lead Flatpack
Top View
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
G
A4
B4
Y4
A3
B3
Y3
OUTPUT
LOGIC SYMBOL
(15)
G
(1)
A/B
A1
(2)
1
1
MUX
(4)
(7)
(9)
(12)
Y1
Y2
Y3
Y4
EN
G1
(3)
B1
(5)
A2
(6)
B2
(11)
A3
(10)
B3
(14)
A4
(13)
B4
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
95
RadHard MSI Logic
UT54ACS157/UT54ACTS157
LOGIC DIAGRAM
1A
(2)
(4)
1Y
1B
(3)
2A
(5)
(7)
2Y
2B
(6)
3A
(11)
(9)
3Y
3B
(10)
4A
(14)
(12)
4Y
4B
STROBE G
SELECT A/B
(13)
(15)
(1)
RadHard MSI Logic
96
UT54ACS157/UT54ACTS157
RADIATION HARDNESS SPECIFICATIONS
1
PARAMETER
Total Dose
SEU Threshold
2
SEL Threshold
Neutron Fluence
LIMIT
1.0E6
80
120
1.0E14
UNITS
rads(Si)
MeV-cm
2
/mg
MeV-cm
2
/mg
n/cm
2
Notes:
1. Logic will not latchup during radiation exposure within the limits defined in the table.
2. Device storage elements are immune to SEU affects.
ABSOLUTE MAXIMUM RATINGS
SYMBOL
V
DD
V
I/O
T
STG
T
J
T
LS
JC
PARAMETER
Supply voltage
Voltage any pin
Storage Temperature range
Maximum junction temperature
Lead temperature (soldering 5 seconds)
Thermal resistance junction to case
DC input current
Maximum power dissipation
LIMIT
-0.3 to 7.0
-.3 to V
DD
+.3
-65 to +150
+175
+300
20
10
1
UNITS
V
V
C
C
C
C/W
mA
W
I
I
P
D
Note:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device
at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
DD
V
IN
T
C
PARAMETER
Supply voltage
Input voltage any pin
Temperature range
LIMIT
4.5 to 5.5
0 to V
DD
-55 to + 125
UNITS
V
V
C
97
RadHard MSI Logic
UT54ACS157/UT54ACTS157
DC ELECTRICAL CHARACTERISTICS
7
(V
DD
= 5.0V 10%; V
SS
= 0V
6
, -55 C < T
C
< +125 C)
SYMBOL
V
IL
PARAMETER
Low-level input voltage
1
ACTS
ACS
High-level input voltage
1
ACTS
ACS
Input leakage current
ACTS/ACS
Low-level output voltage
3
ACTS
ACS
High-level output voltage
3
ACTS
ACS
Short-circuit output current
2 ,4
ACTS/ACS
Output current
10
(Sink)
I
OH
Output current
10
(Source)
P
total
I
DDQ
I
DDQ
Power dissipation
2, 8, 9
Quiescent Supply Current
Quiescent Supply Current Delta
ACTS
V
IN
= V
DD
or V
SS
I
OL
= 8.0mA
I
OL
= 100 A
I
OH
= -8.0mA
I
OH
= -100 A
V
O
= V
DD
and V
SS
V
IN
= V
DD
or V
SS
V
OL
= 0.4V
V
IN
= V
DD
or V
SS
V
OH
= V
DD
- 0.4V
C
L
= 50pF
V
DD
= 5.5V
For input under test
V
IN
= V
DD
- 2.1V
For all other inputs
V
IN
= V
DD
or V
SS
V
DD
= 5.5V
C
IN
C
OUT
Input capacitance
5
Output capacitance
5
= 1MHz @ 0V
= 1MHz @ 0V
15
15
pF
pF
1.9
10
1.6
mW/
MHz
A
mA
-8
mA
.7V
DD
V
DD
- 0.25
-200
8
200
.5V
DD
.7V
DD
-1
1
CONDITION
MIN
MAX
0.8
.3V
DD
UNIT
V
V
IH
V
I
IN
V
OL
A
0.40
0.25
V
V
OH
V
I
OS
I
OL
mA
mA
RadHard MSI Logic
98
UT54ACS157/UT54ACTS157
Notes:
1.Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V
IH
= V
IH
(min) + 20%, - 0%; V
IL
= V
IL
(max) + 0%,
- 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltag within the above specified range, but are
guaranteed to V
IH
(min) and V
IL
(max).
2. Supplied as a design limit but not guaranteed or tested.
3. Per MIL-PRF-38535, for current density 5.0E5 amps/cm
2
, the maximum product of load capacitance (per output buffer) times frequency should not exceed
3,765 pF/MHz.
4. Not more than one output may be shorted at a time for maximum duration of one second.
5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V
SS
at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
6. Maximum allowable relative shift equals 50mV.
7. All specifications valid for radiation dose 1E6 rads(Si).
8. Power does not include power contribution of any TTL output sink current.
9. Power dissipation specified per switching output.
10. This value is guaranteed based on characterization data, but not tested.
[color=rgb(0,0,0)][align=left]Responsible for the coding and debugging of common peripheral drivers on the Android platform, such as Camera, LCD, TP, various sensors, etc. [/align][align=left]2. Debug...
Is low voice rate really the core competitiveness of VoIP? It seems so. If the skin is gone, where will the hair be attached? A very interesting scene happened at the 2006 China VoIP Development Forum...
[i=s]This post was last edited by dcexpert on 2022-8-3 21:37[/i]The PCB and components from Lite-On have arrived, and the materials from Digi-Key have also arrived. We are ready to start soldering the...
Everyone is familiar with MCU programs, but not many people actually use or consider architecture. With the increasing number of program development, I think architecture is very necessary. I posted a...
Who first issues Get_Device_Descriptor, Get_Device_Configuration, and Set_Configuration? Where are the descriptors first stored during device enumeration?...
Recruitment
京公网安备 11010802033920号
EEWORLD
