EEWORLDEEWORLDEEWORLD

Part Number

Search

S2078TB

Description
Telecom Circuit, 2-Func, Bipolar, PBGA156, 21 X 21 MM, TBGA-156
CategoryWireless rf/communication    Telecom circuit   
File Size281KB,24 Pages
ManufacturerApplied Micro Circuits (MACOM)
Download Datasheet Parametric View All

S2078TB Overview

Telecom Circuit, 2-Func, Bipolar, PBGA156, 21 X 21 MM, TBGA-156

S2078TB Parametric

Parameter NameAttribute value
MakerApplied Micro Circuits (MACOM)
Parts packaging codeBGA
package instructionLBGA, BGA156,16X16,50
Contacts156
Reach Compliance Codeunknown
JESD-30 codeS-PBGA-B156
length21 mm
Number of functions2
Number of terminals156
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Encapsulate equivalent codeBGA156,16X16,50
Package shapeSQUARE
Package formGRID ARRAY, LOW PROFILE
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.65 mm
Maximum slew rate500 mA
Nominal supply voltage3.3 V
surface mountYES
technologyBIPOLAR
Telecom integrated circuit typesTELECOM CIRCUIT
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
width21 mm

S2078TB Preview

®
DEVICE
SPECIFICATION
DUAL FIBRE CHANNEL TRANSCEIVER
DUAL FIBRE CHANNEL TRANSCEIVER
GENERAL DESCRIPTION
S2078
S2078
FEATURES
• Functionally compliant with ANSI X3T11 Fibre
Channel physical and transmission protocol
standards
• 1062 MHz (Fibre Channel) operating rate
- Half rate operation
• Dual Transmitter incorporating phase-locked
loop (PLL) clock synthesis from low speed
reference
• Dual Receiver PLL provides clock and data
recovery
• Internally Series terminated TTL outputs
• Low-jitter serial PECL interface
• Local Loopback
• Interfaces with coax, twinax, or fiber optics
• Single +3.3V supply, 1.33 W power dissipation
• Compact 21mm x 21mm 156 TBGA package
The S2078 dual transmitter and receiver chip is de-
signed to provide two channels of high-speed serial
data transmission over fiber optic or copper interfaces
conforming to the requirements of the ANSI X3T11
Fibre Channel specification. The chip runs at 1062.5
Mbps serial data rate with an associated 10-bit paral-
lel data word. The chip provides two separate receive
PLLs which can be operated asyncronously.
Each bi-directional channel provides parallel-to-se-
rial and serial-to-parallel conversion, clock genera-
tion and recovery, and framing. The on-chip transmit
PLL synthesizes the high-speed clock from a low-
speed reference. The on-chip dual receive PLL is
used for clock recovery and data re-timing on the
two independent data inputs. The transmitter and re-
ceiver each support differential PECL-compatible I/O
for copper or fiber optic component interfaces and
provide excellent signal integrity. Local loopback
mode allows for system diagnostics. The chip re-
quires a 3.3V power supply and dissipates 1.33
watts.
Figure 1 shows the use of the S2062 and S2078 in a
Fibre Channel application. Figure 2 summarizes the
input/output signals of the device. Figures 3 and 4
show the transmit and receive block diagrams, re-
spectively.
APPLICATIONS
High-speed data communications
• Switched networks
• Data broadcast environments
• Fibre Channel Switches
Figure 1. Typical Dual Fibre Channel Application
FC INTERFACE
SERIAL BP DRIVER
DUAL
FIBRE
CHANNEL
INTERFACE
MAC
(ASIC)
TO SERIAL
BACKPLANE
S2078
MAC
(ASIC)
S2062
October 13, 2000 / Revision D
1
S2078
Figure 2. S2078 Input/Output Diagram
RESET
RATE
REFCLK
CLKSEL
TMODE
DUAL FIBRE CHANNEL TRANSCEIVER
TXAP/N
TCLKO
DINA[0:9]
TBCA
DINB[0:9]
TBCB
COM_DETA
DOUTA[0:9]
RBC1/0A
COM_DETB
DOUTB[0:9]
RBC1/0B
10
10
10
10
TXBP/N
RXAP/N
RXBP/N
TESTMODE
TESTMODE1
CMODE
LPEN
2
October 13, 2000 / Revision D
DUAL FIBRE CHANNEL TRANSCEIVER
Figure 3. Transmitter Block Diagram
S2078
RATE
REFCLK
CLKSEL
DIN PLL
10x/20x
REFCLK
TCLKO
TMODE
10
DINA[0:9]
FIFO
(input)
10
Shift
Reg
TXAP
TXAN
TXABP
0 1
TBCA
10
DINB[0:9]
FIFO
(input)
10
Shift
Reg
TXBP
TXBN
TXBBP
0 1
TBCB
October 13, 2000 / Revision D
3
S2078
Figure 4. Receiver Block Diagram
DUAL FIBRE CHANNEL TRANSCEIVER
TMODE
CMODE
RATE
REFCLK
2
RBC1/0A
COM_DETA
10
DOUTA[0:9]
TXABP
FIFO
(output)
10
Q
DOUT CRU
Serial-
Parallel
RXAP
RXAN
2
RBC1/0B
COM_DETB
10
DOUTB[0:9]
TXBBP
FIFO
(output)
10
DOUT CRU
Serial-
Parallel
RXBP
RXBN
LPEN
4
October 13, 2000 / Revision D
DUAL FIBRE CHANNEL TRANSCEIVER
TRANSMITTER DESCRIPTION
The transmitter section of the S2078 contains a
single PLL which is used to generate the serial rate
transmit clock for all transmitters. Transmitter
functionalities shown schematically in Figure 3. Two
channels are provided with a variety of options re-
garding input clocking and loopback. The transmit-
ters operate at 1.062 GHz, 10 or 20 times the
reference clock frequency.
S2078
Data to be input to the S2078 should be coded to
insure transition density and DC balance. Data is input
to each channel of the S2078 as a 10 bit wide word. An
input FIFO and a clock input, TBCx, are provided for
each channel of the S2078. The device can operate in
two different modes. The S2078 can be configured to
use either the TBCx (TBC MODE) input or the
REFCLK input (REFCLK MODE). Table 2 provides a
summary of the input modes for the S2078.
Operation in the TBC MODE makes it easier for us-
ers to meet the relatively narrow setup and hold time
window required by the 106.25 Mbps 10 bit inter-
face. The TBC signal is used to clock the data into
an internal holding register and the S2078 synchro-
nizes its internal data flow to ensure stable opera-
tion. REFCLK, not TBCx, is used as the reference
for the transmit PLL. This ensures minimum jitter on
the high speed serial data stream.
The TBC must be frequency locked to REFCLK, but
may have an arbitrary but fixed phase relationship. Ad-
justment of internal timing of the S2078 is performed
during reset. Once synchronized, the S2078 can tolerate
up to
±3ns
of phase drift between TBC and REFCLK.
Figure 5 demonstrates the flexibility afforded by the
S2078. A low jitter reference is provided directly to
the S2078 at either 1/10 or 1/20 the serial data rate.
This insures minimum jitter in the synthesized clock
used for serial data transmission. A system clock
output at the parallel word rate, TCLKO, is derived
from the PLL and provided to the upstream circuit as
a system clock. This clock can be buffered as re-
quired without concern about added delay. There is
no phase requirement placed upon TCLKO and the
TBCx clock, which is provided back to the S2078,
Data Input
The S2078 has been designed to simplify the paral-
lel interface data transfer and provides flexibility in
the clocking of parallel data. Prior implementations
of this function have either forced the user to syn-
chronize transmit data to the reference clock or to
provide the output clock as a reference to the PLL,
resulting in increased jitter at the serial interface.
The S2078 incorporates a unique FIFO structure
which enables the user to provide a “clean” refer-
ence source for the PLL and to accept a separate
external clock which is used exclusively to reliably
clock data into the device.
The S2078 also provides a system clock output,
TCLKO, which is derived from the internal VCO. The
frequency of this output is constant at the parallel
word rate, 1/10 the serial data rate, regardless of
whether the reference is provided at 1/10 or 1/20 the
serial data rate. This clock can be used by upstream
circuitry as a system clock. See Table 1.
Table 1. Operating Rates
RATE
0
0
1
1
CLKSEL
0
1
0
1
REFCLK
Frequency
SDR/10
SDR/20
SDR/10
SDR/20
Serial Output
Rate
1062.5 Mbps
1062.5 Mbps
531.25 Mbps
531.25 Mbps
TCLK0
Frequency
SDR/10
SDR/10
SDR/10
SDR/10
Figure 5. DIN Clocking with TBC
106.25 MHz or 53.125 MHz
REF
OSCILLATOR
Note: SDR = Serial Data Rate.
Table 2. Input Modes
TMODE
Operation
REFCLK
TCLKO
PLL
DINx[0:9]
0
REFCLK Mode. REFCLK used to clock data
into FIFOs for all channels.
TBC Mode. TBCx used to clock data into FIFOs
for all channels.
TBCx
1
Note that internal synchronization of FIFOs is performed upon
de-assertion of RESET.
MAC
ASIC
S2078
October 13, 2000 / Revision D
5
TI's article on measuring power supply ripple
Very good information....
安_然 Test/Measurement
Please advise, how to increase the volume of the sound played by Mingyuan Zhirui MX6Q
[font=Tahoma, Helvetica, SimSun, sans-serif][size=14px]I have a question: [/size][/font] [font=Tahoma, Helvetica, SimSun, sans-serif][size=14px]My development board can play sound according to the tes...
tomorrow0527 Embedded System
Questions about fixed-point and floating-point numbers
Convert the short point number C1C90000H into decimal (1) Write the hexadecimal code into binary and calculate the sign bit, exponent and mantissa. C1C90000H = 110000011100100100000000000000000 Sign b...
wn1983 Embedded System
Asking for advice: Which Renesas microcontroller is generally used in small household appliances?
I would like to ask for advice from you experts. I heard that small household appliances such as air purifiers are using Renesas microcontrollers. I don’t know which model they are using. Can anyone g...
到天竺去 Renesas Electronics MCUs
SI2R1.2.4G active
Main features of SI24R1 chip: Ultra-low shutdown power consumption: < 0.7 uA Ultra-low standby power consumption: < 15 uA Transmitting current (2Mbps): < 12 mA (0dBm) Maximum transmitting power: 7dBm ...
f596582105 TI Technology Forum
I want to make an anti-lost device, where can I buy the IC or who can provide it?
[i] My child is learning to walk, so I want to make an anti-lost device. I asked many IC suppliers but they all ignored me:'(. Is there such an IC for sale in the electronics market? Do they have to d...
朱仔 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 482  2007  1283  505  2799  10  41  26  11  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号