5962-0720102M3A datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5962-0720102M3A

5962-0720102M3A: DescriptionEE PLD, 15ns, CMOS, CQCC28; CategoryProgrammable logic devices Programmable logic; File Size491KB，25 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric View All

5962-0720102M3A Overview

EE PLD, 15ns, CMOS, CQCC28

5962-0720102M3A Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	QCCN, LCC28,.45SQ
Reach Compliance Code	compli
ECCN code	3A001.A.2.C
Other features	NO
maximum clock frequency	55 MHz
In-system programmable	NO
JESD-30 code	S-CQCC-N28
JESD-609 code	e0
JTAG BST	NO
length	11.43 mm
Dedicated input times	11
Number of I/O lines	10
Number of macro cells	10
Number of terminals	28
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	11 DEDICATED INPUTS, 10 I/O
Output function	MACROCELL
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Encapsulate equivalent code	LCC28,.45SQ
Package shape	SQUARE
Package form	CHIP CARRIER
power supply	5 V
Programmable logic type	EE PLD
propagation delay	15 ns
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	2.54 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
width	11.43 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

Advanced, High-speed, Electrically-erasable Programmable Logic Device

– Superset of 22V10

– Enhanced Logic Flexibility

– Backward Compatible with ATV750B/BL and ATV750/L

Low-power Edge-sensing “L” Option with 1 mA Standby Current

D- or T-type Flip-flop

Product Term or Direct Input Pin Clocking for Flip-flop

7.5 ns Maximum Pin-to-pin Delay with 5V Operation

Highest Density Programmable Logic Available in 24-pin and 28-pin Packages

– Advanced Electrically-erasable Technology

– Reprogrammable

– 100% Tested

Increased Logic Flexibility

– 42 Array Inputs, 20 Sum Terms and 20 Flip-flops

Enhanced Output Logic Flexibility

– All 20 Flip-flops Feed Back Internally

– 10 Flip-flops are also Available as Outputs

Programmable Pin-keeper Circuits

Dual-in-line and Surface Mount Package in Standard Pinouts

Full Military, Commercial and Industrial Temperature Ranges

20-year Data Retention

2000V ESD Protection

1000 Erase/Write Cycles

Green Package Options (Pb/Halide-free/RoHS Compliant) Available

•

High-speed

Complex

Programmable

Logic Device

ATF750C

ATF750CL

•

1. Block Diagram

(OE PRODUCT TERMS)

INPUT

PINS

PROGRAMMABLE

INTERCONNECT

AND

COMBINATORIAL

LOGIC ARRAY

4 TO 8

PRODUCT

TERMS

LOGIC

OPTION

(UP T0 20

FLIP-FLOPS)

OUTPUT

OPTION

I/O

PINS

(CLOCK PIN)

0776L–PLD–11/08

Recommended Resources

Utilizing light sensing circuits to reduce photodiode bandwidth and noise effects

Function generator circuit with output oscillation amplitude within 15V range

MAX791 forms a microprocessor monitor

NE555 basic oscillator circuit

low frequency oscillation

Field output circuit: TA8427

Scale Multiplier: We implemented the proportional multiplier in VHDL design based on its working principle. The functions it completes are: ST is the chip select signal. When ST is valid, the output terminal Q will out...; aichangfeng FPGA/CPLD

Ask a question about DSP and ARM communication: I want to make a DSP for image processing and an ARM for control. The DSP chip is TI's VC5402 and the ARM is 2410. I checked the information and found that the two communicate through HPI, and some co...; justsee ARM Technology

A NOVEL BROADBAND DOUBLE BALANCED MIXER FOR THE 18-40 GHZ R: Double balanced mixers have been con techniques** which permit easy integraructed in the 18-40 GHz range, utilizing unique planar transmission line techniques** which permit easy integration of the mi...; JasonYoo Test/Measurement

How do I input an external clock signal into CC2530?: I plan to remove the original 32M crystal oscillator of CC2530 and use FPGA to generate a new 32M clock signal as the crystal oscillator. I want to use a coaxial cable to connect FPGA and CC2530. How ...; 读书运动少上网 RF/Wirelessly

Programming suggestions: The following items are some suggestions for a steady and successful design: Naming style: 1. Do not use keywords as signal names; 2. Do not use the VERILOG keyword as a signal name in ; 3. Name the s...; eeleader FPGA/CPLD

Can anyone help explain these lines of the makefile?: Excerpted from: C:\WINCE500\PUBLIC\SHELL\CESYSGEN\makefile ==================================== ========================== # # explorer resources # explorer:: 0409_base_resources !if "$(SYSGEN_QVGAP)"...; diangongjichu Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components