3D3250
FIXED PULSE-WIDTH 10-TAP
MILLISECOND TIMER
(SERIES 3D3250)
FEATURES
All-silicon, low-power CMOS technology
CMOS compatible inputs and outputs
Vapor phase, IR and wave solderable
Auto-insertable (DIP pkg.)
Timer range:
160ns through 16.0ms
Output Pulse Width:
Equal to one clock period
Temperature/Vdd stability:
Equal to that of reference clock
Minimum input pulse width:
10.0ns
For mechanical dimensions, click
here
.
For package marking details, click
here
.
VDD
T1
T3
T5
T7
T9
CK
GND
PINOUT
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDDA
T2
T4
T6
T8
T10
TRG
GNDA
3D3250-xx
3D3250D-xx
DIP-14
SOIC-14
FUNCTIONAL DESCRIPTION
The 3D3250 10-tap timer is designed for use in applications that require long
yet very precise time intervals. Upon receipt of a trigger, the device generates
10 pulse outputs, spaced equally in time. The output-to-output time spacing is
equal to the product of the input clock period and the device dash number.
The stability of the timer is thus limited only by the stability of the reference
clock. Each output consists of a pulse whose width is equal to one period of
the reference clock. The 3D3250 is offered in a standard 16-pin auto-
insertable DIP and a space saving surface mount 16-pin SOIC package.
PIN DESCRIPTIONS
TRG
CK
T1-T10
VDD
VDDA
GND
GNDA
Trigger Input
Clock Input
Timer Outputs
+3.3 Volts
+3.3 Volts
Ground
Ground
TABLE 1: PART NUMBER SPECIFICATIONS
PART
NUMBER
3D3250-5
3D3250-10
3D3250-20
3D3250-25
3D3250-50
3D3250-100
3D3250-200
3D3250-250
3D3250-500
3D3250-1K
3D3250-2K
3D3250-2.5K
3D3250-5K
3D3250-10K
3D3250-20K
3D3250-25K
3D3250-50K
REF CLK =
31.25 MHz
0.160
0.320
0.640
0.800
1.600
3.200
6.400
8.000
16.00
32.00
64.00
80.00
160.0
320.0
640.0
800.0
1600.0
OUTPUT-TO-OUTPUT SPACING (us)
REF CLK =
REF CLK =
REF CLK =
40.00 MHz
50.00 MHz
62.50 MHz
0.250
0.500
0.625
1.250
2.500
5.000
6.250
12.50
25.00
50.00
62.50
125.0
250.0
500.0
625.0
1250.0
0.200
0.400
0.500
1.000
2.000
4.000
5.000
10.00
20.00
40.00
50.00
100.0
200.0
400.0
500.0
1000.0
REF CLK =
80.00 MHz
0.320
0.400
0.800
1.600
3.200
4.000
8.000
16.00
32.00
40.00
80.00
160.0
320.0
400.0
800.0
0.2500
0.3125
0.6250
1.2500
2.5000
3.1250
6.2500
12.500
25.000
31.250
62.500
125.00
250.00
312.50
625.00
NOTE: Any dash number between 5 and 50K not shown is also available as standard.
2014
Data Delay Devices
Doc #14017
6/10/2014
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
3D3250
APPLICATION NOTES
OPERATIONAL DESCRIPTION
The 3D3250 timer waveforms are shown in
Figure 1. The device is composed of a number of
timers connected in series. Each timer produces
at its output a signal with a fixed pulse width
(equal to one period of the reference clock),
shifted in time. The timers are matched and
share the same compensation signals, which
minimize output-to-output deviations over
temperature and supply voltage variations.
The device total time and the output-to-output
(incremental) times are multiples of the input
clock period as per the following equations:
T
I
= T
CK
* DashNumber
T
TOTAL
= T
I
* 10
For example, a 3D3250D-250, when operated
with a 40MHz (25ns period) reference clock, will
have an increment of 6.25us (25ns x 250) and a
total time of 62.5us.
INPUT TRIGGER CHARACTERISTICS
The period of the input signal (TRG) must be, at a
minimum, 200ns greater than the total time of the
particular device. This determines the highest
input frequency for guaranteed reliable device
operation. The input pulse width must also be
greater or equal to 10ns.
CONSIDERATIONS
The device timing accuracy and stability stem
from the frequency source driving the 3D3250
delay line. Therefore, the input clock signal must
have excellent frequency accuracy through power
supply and temperature excursion. More
importantly, a frequency source with the minimum
possible short and long term jitter specifications
should be selected.
The device has two power (VDD & VDDA) and
two ground (GND & GNDA) pins. The VDD and
GND pins power the digital circuitry while the
VDDA and GNDA pins power the analog circuitry
within the device. Bypass of the power pins is
highly recommended, especially the VDDA pin.
High frequency lay-out techniques are
encouraged to be employed.
INPUT CLOCK CHARACTERISTICS
The input reference clock frequency determines
the device timing specifications and provides a
very stable reference to the compensation
circuitry to mitigate power supply and
temperature timing variations. The 3D3250
operates with an input reference clock that can
range from 31.25 MHz to 80 MHz. The clock
may run asynchronously with respect to the
trigger input. Table 1 tabulates total delays only at
preselected clock frequencies.
T
TW
TRG
T
INC1
T1
T
INC
T2
T
INC
T3
T
OW
T
OTR
T10
Figure 1: Timing Diagram
Doc #14017
6/10/2014
DATA DELAY DEVICES, INC.
Tel: 973-773-2299
Fax: 973-773-9672
http://www.datadelay.com
2
3D3250
DEVICE SPECIFICATIONS
TABLE 2: ABSOLUTE MAXIMUM RATINGS
PARAMETER
DC Supply Voltage
Input Pin Voltage
Input Pin Current
Storage Temperature
Lead Temperature
SYMBOL
V
DD
V
IN
I
IN
T
STRG
T
LEAD
MIN
-0.3
-0.3
-1.0
-55
MAX
7.0
V
DD
+0.3
1.0
150
300
UNITS
V
V
mA
C
C
NOTES
25C
10 sec
TABLE 3: DC ELECTRICAL CHARACTERISTICS
(-40C to 85C, 3.0V to 3.6V)
PARAMETER
Static Supply Current*
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
High Level Output Current
Low Level Output Current
Output Rise & Fall Time
SYMBOL
I
DD
V
IH
V
IL
I
IH
I
IL
I
OH
I
OL
T
R
& T
F
MIN
2.0
0.8
1.0
1.0
-4.0
TYP
20
MAX
35
UNITS
mA
V
V
A
A
mA
mA
2.5
ns
NOTES
-15.0
4.0
15.0
2.0
V
IH
= V
DD
V
IL
= 0V
V
DD
= 3.0V
V
OH
= 2.4V
V
DD
= 3.0V
V
OL
= 0.4V
C
LD
= 5 pf
TABLE 4: AC ELECTRICAL CHARACTERISTICS
(-40C to 85C, 3.0V to 3.6V)
PARAMETER
Input Reference Clock
Reference Clock Duty Cycle
Trigger Pulse Width
Output-to-Output Time Delay
Input-to-Output1 Time Delay
Output Pulse Width
Output to Trigger Recovery Time
Output Rise & Fall Time
SYMBOL
f
CK
DC(f
CK
)
T
TW
T
INC
T
INC1
T
OW
T
OTR
T
R
& T
F
MIN
31.25
40
10
T
I
-1
T
I
-40
200
2.0
2.5
TYP
MAX
80
60
T
I
+1
T
I
+40
1
UNITS
MHz
%
ns
ns
ns
T
CK
ns
ns
Doc #14017
6/10/2014
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
3
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
