74ACT175DC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74ACT175DC

74ACT175DC: DescriptionD Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS, CDIP16, CERAMIC, DIP-16; Categorylogic logic; File Size370KB，9 Pages; ManufacturerRochester Electronics; Websitehttps://www.rocelec.com/

Download Datasheet Parametric Compare View All

74ACT175DC Overview

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS, CDIP16, CERAMIC, DIP-16

74ACT175DC Parametric

Parameter Name	Attribute value
Maker	Rochester Electronics
package instruction	DIP,
Reach Compliance Code	unknown
series	ACT
JESD-30 code	R-GDIP-T16
length	19.43 mm
Logic integrated circuit type	D FLIP-FLOP
Number of digits	4
Number of functions	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
propagation delay (tpd)	12 ns
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Trigger type	POSITIVE EDGE
width	7.62 mm
minfmax	175 MHz

Preview

Download Datasheet

View All

74ACT175DC Related Products

	74ACT175DC	54ACT175LM	54ACT175FM	54ACT175DM
Description	D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS, CDIP16, CERAMIC, DIP-16	D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS, CQCC20, CERAMIC, LCC-20	D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS, CDFP16, CERAMIC, FP-16	D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS, CDIP16, CERAMIC, DIP-16
package instruction	DIP,	QCCN,	DFP,	DIP,
Reach Compliance Code	unknown	unknown	unknown	unknown
series	ACT	ACT	ACT	ACT
JESD-30 code	R-GDIP-T16	S-CQCC-N20	R-CDFP-F16	R-GDIP-T16
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	4	4	4	4
Number of functions	1	1	1	1
Number of terminals	16	20	16	16
Maximum operating temperature	85 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-55 °C	-55 °C	-55 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED
encapsulated code	DIP	QCCN	DFP	DIP
Package shape	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	CHIP CARRIER	FLATPACK	IN-LINE
propagation delay (tpd)	12 ns	13 ns	13 ns	13 ns
Maximum seat height	5.08 mm	2.54 mm	2.159 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	MILITARY	MILITARY	MILITARY
Terminal form	THROUGH-HOLE	NO LEAD	FLAT	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	QUAD	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	7.62 mm	8.89 mm	6.731 mm	7.62 mm
minfmax	175 MHz	95 MHz	95 MHz	95 MHz
length	19.43 mm	8.89 mm	-	19.43 mm
Base Number Matches	-	1	1	1

Recommended Resources

Simple electronic doorbell circuit

Lithium battery charger circuit

6 to 15V, 500mA adjustable regulated power supply circuit

Ultrasonic receiver circuit diagram

Rechargeable battery tester

Photosensitive "click! Bah!" circuit

Has anyone rewritten uip to use double buffering?: The TCP/IP lightweight open source protocol uip uses a single buffer to send and receive data. Has anyone rewritten it to use a double buffer, separating the send and receive buffers? How is the effec...; qingrong668 Embedded System

Simple TFTP server learning series 2 based on LM3S8962 Ethernet: When many beginners start to learn about file systems, they may still have a vague concept of it. They only know that it is a complex structure for file management. Naturally, they will think of the U...; zhongxueliang Microcontroller MCU

C2000's software and hardware anti-interference design: [size=4]Generally, the PCB boards of high-speed DSP application systems are designed by users according to the specific requirements of the system. Due to limited design capabilities and laboratory co...; Jacktang Microcontroller MCU

Easy to get started with MCU C language: ...; gxlfc1314 51mcu

The distance between the JTAG port of CPLD and CPLD is 12CM. Will this be a problem?: From EEWORLD cooperation group: arm linux fpga embedded 0 group 49900581 (super group) Group owner in the forum ID: wangkj May I ask if the distance between the JTAG port of the CPLD and the CPLD is 1...; IC ARM 电子 FPGA/CPLD

【lpc54100】Summary of wireless parameter adjustment and balancing car: [i=s] This post was last edited by lb8820265 on 2015-5-8 21:48 Editing [/i] [align=left][font=宋体] I submitted a wireless parameter adjustment balance car using the [/font]lpc54100[font=宋体] development...; lb8820265 NXP MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components