550CF42M6600BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550CF42M6600BG

550CF42M6600BG: DescriptionCMOS Output Clock Oscillator, 42.66MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550CF42M6600BG Overview

CMOS Output Clock Oscillator, 42.66MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550CF42M6600BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Maximum control voltage	3.3 V
Minimum control voltage
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	100 ppm
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	42.66 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	177.8mm x 127.0mm x 41.91mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

MP3 FM radio circuit

Cut-off tube controlled discharge delay circuit

TDA1185A single-phase AC commutator motor controller

Changfeng KAB-11, KAD-12, KAD-18 wall ventilator circuit diagram

Basic application circuit diagram of HV-2405E

Digital alarm clock circuit

Wireless environment monitoring simulation device (schematic diagram + PCB): [i=s]This post was last edited by paulhyde on 2014-9-15 04:25[/i] This is the wireless environment monitoring simulation device we made (schematic diagram + PCB), I hope it is useful to everyone!...; 741740429 Electronics Design Contest

Please recommend a PCI-E interface chip: Please recommend a PCI-E interface chip, similar to PCI9054, for urgent use, thank you! ! Bye! !...; dhuazhang Embedded System

Using 89C2051 to make a light touch step adjustment control circuit: [i=s] This post was last edited by yjtyjt on 2016-11-8 20:48 [/i] [align=center][b][font=宋体][size=16.0pt]Use[/size][/font][/b][b][size=16.0pt]89C2051[/size][/b][b][font=宋体][size=16.0pt] to make a ligh...; yjtyjt 51mcu

f769 transplant CoreMark: CoreMark is an indicator to measure the performance of MCU, which has a certain reference role; ST official and CoreMark official have given scores for STM32F7, which will be transplanted under the MD...; star_66666 stm32/stm8

Debugging ARMs3c44b0: I bought Samsung's S3C44B0 a long time ago, but I never had time to learn it. Recently, I got interested and started debugging ARM S3C44b0. I started debugging from the IO port. After the program was ...; 张无忌1987 ARM Technology

Updated on November 3: 67 IC electronic communications positions, including brief introduction and salary range (average over 200,000): [table][tr][td]IC Design 1. Manager /Sr. Manager Master degree or above, more than 7 years, MLC/SLC, English proficient, Shanghai, salary open 2. Sr/Staff/Sr. Staff Design Engineer, Master degree or a...; KT人才 Recruitment

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components