datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> 87993AYILFT
PDF
Preview

87993AYILFT

Description
TQFP-32, Reel
Categorylogic    logic   
File Size393KB，18 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

87993AYILFT Online Shopping

Suppliers Part Number Price MOQ In stock  
87993AYILFT - - View Buy Now

87993AYILFT Overview

TQFP-32, Reel

87993AYILFT Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeTQFP
package instruction7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BBA, LQFP-32
Contacts32
Manufacturer packaging codePRG32
Reach Compliance Codecompliant
ECCN codeEAR99
series87993
Input adjustmentDIFFERENTIAL MUX
JESD-30 codeS-PQFP-G32
JESD-609 codee3
length7 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Humidity sensitivity level3
Number of functions1
Number of inverted outputs
Number of terminals32
Actual output times5
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP32,.35SQ,32
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Prop。Delay @ Nom-Sup4.1 ns
propagation delay (tpd)4.1 ns
Certification statusNot Qualified
Same Edge Skew-Max（tskwd）0.1 ns
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width7 mm
minfmax250 MHz

87993AYILFT Preview

1-to-5 Differential-to-3.3V LVPECL
PLL Clock Driver W/Dynamic Clock Switch
G
ENERAL
D
ESCRIPTION
The 87993I is a PLL clock driver designed specifically for re-
dundant clock tree designs. The device receives two differential
LVPECL clock signals from which it generates 5 new differential
LVPECL clock outputs. Two of the output pairs regenerate the
input signal frequency and phase while the other three pairs
generate 2x, phase aligned clock outputs. External PLL feed-
back is used to also provide zero delay buffer performance.
The 87993I Dynamic Clock Switch (DCS) circuit continuously
monitors both input CLK signals. Upon detection of a failure
(CLK stuck HIGH or LOW for at least 1 period), the INP_BAD
for that CLK will be latched (H). If that CLK is the primary clock,
the DCS will switch to the good secondary clock and phase/
frequency alignment will occur with minimal output phase
disturbance. The typical phase bump caused by a failed clock
is eliminated.
87993I
DATASHEET
F
EATURES
•
Five differential 3.3V LVPECL outputs
•
Selectable differential clock inputs
•
CLKx, nCLKx pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
•
Output frequency range: 50MHz to 250MHz
•
VCO range: 200MHz to 500MHz
•
External feedback for “zero delay” clock regeneration
with configurable frequencies
•
Cycle-to-cycle jitter (RMS): 20ps (maximum)
•
Output skew: 70ps (maximum), within one bank
•
3.3V supply voltage
•
-40°C to 85°C ambient operating temperature
•
Lead-Free package available
•
Pin compatible with MPC993
P
IN
A
SSIGNMENT
nQB0
nQB1
nQB2
QB0
QB1
QB2
V
CC
25
26
27
28
29
30
31
32
1
nMR
2
nALARM_RESET
3
CLK0
4
nCLK0
5
CLK_SEL
6
CLK1
7
nCLK1
8
V
EE
24 23 22 21 20 19 18 17
nQA1
QA1
nQA0
QA0
V
CC
V
CCA
MAN_OVERRIDE
PLL_SEL
16
V
CC
INP0BAD
INP1BAD
CLK_SELECTED
V
EE
nEXT_FB
EXT_FB
V
EE
V
CC
15
14
13
12
11
10
9
87993I
32-Lead QFP (LQFP)
7mm x 7mm x 1.4mm
package body
Y Package
Top View
B
LOCK
D
IAGRAM
PLL_SEL
CLK_SELECTED
INP1BAD
INP0BAD
MAN_OVERRIDE
ALARM_RESET
SEL_CLK
nCLK0
CLK0
nCLK1
CLK1
nEXT_FB
EXT_FB
nMR
Dynamic Switch
Logic
nQB0
QB0
nQB1
QB1
nQB2
÷2
PLL
÷4
QB2
nQA0
QA0
nQA1
QA1
87993I REVISION C 2/18/15
1
©2015 Integrated Device Technology, Inc.
87993I DATA SHEET
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1
Name
nMR
Input
Type
Pullup
Description
Active LOW Master Reset. When logic LOW, the internal dividers are
reset causing the true outputs Qx to go low and the inverted outputs nQx
to go high. When logic HIGH, the internal dividers and the outputs are
enabled. LVCMOS / LVTTL interface levels.
When LOW, resets the input bad flags and aligns CLK_SELECTED with
SEL_CLK. LVCMOS / LVTTL interface levels.
Inverting differential clock input.
Clock select input. When LOW, selects CLK0, nCLK0 inputs. When
HIGH, selects CLK1, nCLK1 inputs. LVCMOS / LVTTL interface levels.
Inverting differential clock input.
Negative supply pins.
Pulldown Differential external feedback.
Pullup
Differential external feedback.
LOW, when CLK0, nCLK0 is selected, HIGH, when CLK1, nCLK1
is selected. LVCMOS / LVTTL interface levels.
Indicates detection of a bad input reference clock 1 with respect to the
feedback signal. The output is active HIGH and will remain HIGH until the
alarm reset is asserted.
Indicates detection of a bad input reference clock 0 with respect to the
feedback signal. The output is active HIGH and will remain HIGH until the
alarm reset is asserted.
Core supply pins.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Analog supply pin.
Pulldown
Pullup
Manual override. When HIGH, disables internal clock switch circuitry.
LVCMOS / LVTTL interface levels.
Selects between the PLL and reference clock as the input to the dividers.
When LOW, selects reference clock.When HIGH, selects PLL.
LVCMOS / LVTTL interface levels.
2
3
4
5
6
7
8, 9, 12
10
11
13
14
nALARM_RESET
CLK0
nCLK0
SEL_CLK
CLK1
nCLK1
V
EE
EXT_FB
nEXT_FB
CLK_SELECTED
INP1BAD
Input
Input
Input
Input
Input
Input
Power
Input
Input
Output
Output
Pullup
Pulldown Non-inverting differential clock input.
Pullup
Pulldown
Pulldown Non-inverting differential clock input.
Pullup
15
16, 17, 24,
29
18, 19
20, 21
22, 23
25, 26
27, 28
30
31
32
INP0BAD
V
CC
nQB2, QB2
nQB1, QB1
nQB0, QB0
nQA1, QA1
nQA0, QA0
V
CCA
MAN_OVERRIDE
PLL_SEL
Output
Power
Output
Output
Output
Output
Output
Power
Input
Input
NOTE:
Pullup
and
Pulldown
refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
R
PULLUP
R
PULLDOWN
Parameter
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
51
Maximum
Units
pF
KΩ
KΩ
1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL
PLL CLOCK DRIVER W/DYNAMIC CLOCK SWITCH
2
REVISION C 2/18/15
87993I DATA SHEET
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
CC
Inputs, V
I
Outputs, I
O
Continuous Current
Surge Current
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
4.6V
-0.5V to V
CC
+ 0.5 V
50mA
100mA
47.9°C/W (0 lfpm)
-65°C to 150°C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions
beyond those listed in the
DC Characteristics
or
AC Charac-
teristics
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
T
ABLE
3A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
V
CC
V
CCA
I
EE
I
CCA
Parameter
Core Supply Voltage
Analog Supply Voltage
Power Supply Current
Analog Supply Current
Test Conditions
Minimum
3.135
3.135
Typical
3.3
3.3
80
15
Maximum
3.465
3.465
180
20
Units
V
V
mA
mA
T
ABLE
3B. LVCMOS/LVTTL DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
V
IH
V
IL
I
IH
Parameter
Input High Voltage
Input Low Voltage
Input High Current
LVCMOS Inputs
LVCMOS Inputs
SEL_CLK, MAN_
OVERRIDE
nALARM_RESET,
PLL_SEL, nMR
SEL_CLK, MAN_
OVERRIDE
nALARM_RESET,
PLL_SEL, nMR
V
IN
= V
CC
= 3.465V
V
IN
= V
CC
= 3.465V
V
IN
= 0V, V
CC
= 3.465V
V
IN
= 0V, V
CC
= 3.465V
-5
-120
2.4
0.5
V
Test Conditions
Minimum
2
-0.3
Typical
Maximum
3.3
0.8
5
120
Units
V
V
µA
µA
µA
µA
I
IL
V
OH
V
OL
Input Low Current
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
V
NOTE 1: Outputs terminated with 50Ω to V
CC
/2. See Parameter Measurement Information Section,
“3.3V Output Load AC Test Circuit diagram”.
T
ABLE
3C. D
IFFERENTIAL
DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
I
IH
Parameter
Input High Current
CLK0, CLK1, EXT_
FB
nCLK0, nCLK1,
nEXT_FB
CLK0, CLK1, EXT_
FB
nCLK0, nCLK1,
nEXT_FB
Test Conditions
V
IN
= V
CC
= 3.465V
V
IN
= V
CC
= 3.465V
V
IN
= 0V, V
CC
= 3.465V
V
IN
= 0V, V
CC
= 3.465V
-5
-120
0.15
V
EE
+ 0.5
1.3
V
CC
- 0.85
Minimum
Typical
Maximum
5
120
Units
µA
µA
µA
µA
V
V
I
IL
V
PP
V
CMR
Input Low Current
Peak-to-Peak Input Voltage
Common Mode Input Voltage; NOTE 1, 2
NOTE 1: Common mode voltage is defined as V
IH
.
NOTE 2: For single ended appliations, the maximum input voltage for CLK, nCLK is V
CC
+ 0.3V.
REVISION C 2/18/15
3
1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL
PLL CLOCK DRIVER W/DYNAMIC CLOCK SWITCH
87993I DATA SHEET
T
ABLE
3D. LVPECL DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
V
OH
V
OL
V
SWING
Parameter
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Peak-to-Peak Output Voltage Swing
Test Conditions
Minimum
V
CC
- 1.4
V
CC
- 2.0
0.6
Typical
Maximum
V
CC
- 1.0
V
CC
- 1.7
1.0
Units
V
V
V
NOTE 1: Outputs terminated with 50W to V
CC
- 2V.
T
ABLE
4. AC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
f
VCO
t
PWI
CLKx to Q
t
PD
Propagation Delay
CLKx to EXT_FB;
NOTE 2
PLL_SEL = LOW
PLL_SEL = HIGH
fVCO
360MHz
PLL_SEL = HIGH
fVCO
500MHz
20% to 80% @ 50MHz
Parameter
PLL VCO Lock Range
Test Conditions
Minimum
200
25
2.8
-150
-150
200
3.45
0
0
Typical
Maximum
500
75
4.1
170
200
800
70
100
20
Tested at
typical conditions
10
200
100
f
360MHz
45
50
25
400
200
55
20
10
Units
MHz
%
ns
ps
ps
ps
ps
ps
ps/cycle
ps/cycle
ps/cycle
ps/cycle
%
ps
ms
t
R /
t
F
tsk(o)
Output Rise Time
Output Skew;
NOTE 3
Within Bank
All Outputs
75MHz Output;
NOTE 1, 4
150MHz Output;
NOTE 1, 4
75MHz Output;
NOTE 1, 5
150MHz Output;
NOTE 1, 5
D
PER/CYCLE
Rate of change
of Periods
odc
tjit(cc)
t
L
Output Duty Cycle
Cycle-to-Cycle Jitter (RMS); NOTE 1
PLL Lock Time; NOTE 1
All parameters measured at f
MAX
unless noted otherwise.
NOTE 1: These parameters are guaranteed by characterization. Not tested in production.
NOTE 2: Defined as the time difference between the input reference clock and the averaged feedback input signal,
when the PLL is locked and the input reference frequency is stable.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 4: Specification holds for a clock switch between two signals no greater than 400ps out of phase.
Delta period change per cycle is averaged over the clock switch excursion.
NOTE 5: Specification holds for a clock switch between two signals no greater than ±p out of phase.
Delta period change per cycle is averaged over the clock switch excursion.
1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL
PLL CLOCK DRIVER W/DYNAMIC CLOCK SWITCH
4
REVISION C 2/18/15
87993I DATA SHEET
P
ARAMETER
M
EASUREMENT
I
NFORMATION
3.3V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
D
IFFERENTIAL
I
NPUT
L
EVEL
t
jit(cc) =
t
cycle n –
t
cycle n+1
1000 Cycles
O
UTPUT
S
KEW
C
YCLE
-
TO
-C
YCLE
J
ITTER
O
UTPUT
R
ISE
/F
ALL
T
IME
REVISION C 2/18/15
5
O
UTPUT
D
UTY
C
YCLE
/P
ULSE
W
IDTH
/P
ERIOD
1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL
PLL CLOCK DRIVER W/DYNAMIC CLOCK SWITCH
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

87993AYILFT Related Products

87993AYILFT 87993AYILF
Description TQFP-32, Reel TQFP-32, Tray
Brand Name Integrated Device Technology Integrated Device Technology
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code TQFP TQFP
package instruction 7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BBA, LQFP-32 7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BBA, LQFP-32
Contacts 32 32
Manufacturer packaging code PRG32 PRG32
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
series 87993 87993
Input adjustment DIFFERENTIAL MUX DIFFERENTIAL MUX
JESD-30 code S-PQFP-G32 S-PQFP-G32
JESD-609 code e3 e3
length 7 mm 7 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
Humidity sensitivity level 3 3
Number of functions 1 1
Number of terminals 32 32
Actual output times 5 5
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LQFP LQFP
Encapsulate equivalent code QFP32,.35SQ,32 QFP32,.35SQ,32
Package shape SQUARE SQUARE
Package form FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius) 260 260
power supply 3.3 V 3.3 V
Prop。Delay @ Nom-Sup 4.1 ns 4.1 ns
propagation delay (tpd) 4.1 ns 4.1 ns
Certification status Not Qualified Not Qualified
Same Edge Skew-Max（tskwd） 0.1 ns 0.1 ns
Maximum seat height 1.6 mm 1.6 mm
Maximum supply voltage (Vsup) 3.465 V 3.465 V
Minimum supply voltage (Vsup) 3.135 V 3.135 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING
Terminal pitch 0.8 mm 0.8 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature 30 30
width 7 mm 7 mm
minfmax 250 MHz 250 MHz

Recommended Resources

Photoelectric phase failure protection circuit

Symbol and addition and subtraction discrimination circuit

Zero crossing trigger temperature control circuit

555 warehouse temperature measurement and alarm circuit

Low noise audio preamplifier circuit

HN911 application circuit

MSP430 serial communication cannot receive data
When MSP430 communicates with the computer via serial port, the receiving end of MSP430 can be seen to receive data continuously, but the data cannot be connected to the PC. Moreover, when the host se...
开窍的木偶 Microcontroller MCU
ZRtech embedded development board problem
[color=#333333][font="][size=14px]Beginner, I have been looking for this development board for a long time but couldn't find any specific model. I only know that it is ZRtech and the core board is Cyc...
jameslee FPGA/CPLD
【ST NUCLEO-H743ZI Review】 + LIS25BA Data Collection
[i=s]This post was last edited by sylar^z on 2020-5-24 00:36[/i]This is the ST bone vibration sensor board obtained in a previous EE event. It can collect audio signals transmitted through bone vibrat...
sylar^z stm32/stm8
Is it accurate to measure body temperature using DS18B20?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:41 [/i] I am making a human body parameter measurement instrument. Is it accurate to use DS18B20 to measure temperature?...
lucky1992144 Electronics Design Contest
【Silicon Labs Development Kit Review 05】- Clock System Architecture
[i=s]This post was last edited by jone5 on 2021-7-26 00:54[/i]Clock system architectureThe high-speed clock of the development board is 38.4M, and the low-speed clock is 32.768KHZ. The chip can reach ...
jone5 Development Kits Review Area
Does this design require a separate loop for the 1 amp current?
The design in the attached picture is powered by a USB charger, the load is a heating resistor, PWM controlled, and the current is about 1 ampere. The circuit also includes an ADC to measure the tempe...
aallian Integrated technical exchanges
Shortcut:   00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components

  1. CMPZ4108
  2. GUS-SS7BLF-01-6342-DC
  3. CNX_D_F_2_6_04
  4. C146-10B016-002-3
  5. 91R1A-R22-D23L
  6. 54122-109-13-1050R
  7. VA200005A150DL
  8. BLU0402-1930-CT15Q
  9. MMSZ5255CS
  10. 1.5SMCJ15AT/R7
  11. ER101
  12. SK22_09

Popular Articles

  1. The packaging and testing center will be put into production next year, and Guangku Technology's lithium niobate high-speed modulator chip project
  2. Toshiba will close its Dalian plant at the end of the month, becoming the first production center in China
  3. [Technical Expert Test Series] Part 6: Curve Tracer and IV Curve Tracer
  4. S3C2440 memory controller and SDRAM
  5. Honor 50/Pro's new color scheme "Honor Code" officially announced, will be unveiled on Monday
  6. Galaxy S22 series lags when playing games: It has nothing to do with Snapdragon 8
  7. Getting Started with 51 MCU - Building Your Own Experimental Board
  8. Developing new batteries using manganese, what is Musk up to?
  9. Based on ARM board s3c2440---SPI protocol
  10. s3c2440 ARM9 bare metal driver part 3 - timer

Technical ResourceMore

  1. Switching Power Supply Slope Compensation
  2. AG9300 latest Chinese specification
  3. Research and design of a current mode controlled PWM switching power supply circuit
  4. DDR3 signal test specifications
  5. Alibaba Cloud IoT Suite Solution Based on STM32
  6. Font extraction.rar
  7. LC Oscillation Frequency Calculation Tool
  8. MATLAB Case 18 Elman Neural Network Data Forecasting - Power Load Forecasting Model Research.rar
  9. Altium Designer schematic library field effect tube and thyristor.SCHLIB
  10. Research and simulation of full-angle attitude angle solution method

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1839  1556  1862  586  1785  38  32  12  36  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号