EEWORLDEEWORLDEEWORLD

Part Number

Search

MT46V16M16P-6IT:K

Description
DDR DRAM, 16MX16, 0.7ns, CMOS, PDSO66, 0.40 INCH, LEAD FREE,PLASTIC, TSOP-66
Categorystorage    storage   
File Size4MB,93 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Environmental Compliance  
Download Datasheet Parametric View All

MT46V16M16P-6IT:K Overview

DDR DRAM, 16MX16, 0.7ns, CMOS, PDSO66, 0.40 INCH, LEAD FREE,PLASTIC, TSOP-66

MT46V16M16P-6IT:K Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMicron Technology
Parts packaging codeTSOP
package instructionTSSOP,
Contacts66
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time0.7 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PDSO-G66
JESD-609 codee3
length22.22 mm
memory density268435456 bit
Memory IC TypeDDR DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals66
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize16MX16
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width10.16 mm
256Mb: x4, x8, x16 DDR SDRAM
Features
Double Data Rate (DDR) SDRAM
MT46V64M4 – 16 Meg x 4 x 4 banks
MT46V32M8 – 8 Meg x 8 x 4 banks
MT46V16M16 – 4 Meg x 16 x 4 banks
Features
• V
DD
= +2.5V ±0.2V, V
DD
Q = +2.5V ±0.2V
• V
DD
= +2.6V ±0.1V, V
DD
Q = +2.6V ±0.1V (DDR400)
• Bidirectional data strobe (DQS) transmitted/
received with data, that is, source-synchronous data
capture (x16 has two – one per byte)
• Internal, pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
• Differential clock inputs (CK and CK#)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• DLL to align DQ and DQS transitions with CK
• Four internal banks for concurrent operation
• Data mask (DM) for masking write data
(x16 has two – one per byte)
• Programmable burst lengths (BL): 2, 4, or 8
• Auto refresh
64ms, 8192-cycle(Commercial & Industrial)
16ms, 8192-cycle (Automotive)
• Self refresh (not available on AT devices)
• Longer-lead TSOP for improved reliability (OCPL)
• 2.5V I/O (SSTL_2-compatible)
• Concurrent auto precharge option supported
t
RAS lockout supported (
t
RAP =
t
RCD)
Options
Marking
• Configuration
64 Meg x 4 (16 Meg x 4 x 4 banks)
64M4
32 Meg x 8 (8 Meg x 8 x 4 banks)
32M8
16 Meg x 16 (4 Meg x 16 x 4 banks)
16M16
• Plastic package – OCPL
66-pin TSOP
TG
66-pin TSOP (Pb-free)
P
• Plastic package
FG
1
60-ball FBGA (8mm x 14mm)
BG
1
60-ball FBGA (8mm x 14mm) (Pb-free)
CV
2
60-ball FBGA (8mm x 12.5mm)
CY
2
60-ball FBGA (8mm x 12.5mm)
(Pb-free)
• Timing – cycle time
5ns @ CL = 3 (DDR400B)
-5B
6ns @ CL = 2.5 (DDR333) FBGA only
-6
6ns @ CL = 2.5 (DDR333) TSOP only
-6T
-75E
1
7.5ns @ CL = 2 (DDR266)
-75Z
1
7.5ns @ CL = 2 (DDR266A)
-75
1
7.5ns @ CL = 2.5 (DDR266B)
• Self refresh
Standard
None
Low-power self refresh
L
• Temperature rating
Commercial (0°C to +70°C)
None
Industrial (–40°C to +85°C)
IT
Automotive (–40°C to +105°C)
AT
4
• Revision
:G
3
x4, x8
:F
3
x16
x4, x8, x16
:K
Notes: 1. Only available on Revision F and G.
2. Only available on Revision K.
3. Not recommended for new designs.
4. Contact Micron for availability.
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
256Mb_DDR_x4x8x16_D1.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.
Square wave to triangle wave circuit
I want to convert a 10KHz 100mV sine wave into a square wave and then a triangle wave, but the triangle wave is weird. I don't know where the problem is. Could you please help me?...
xuzhifanxyz Analogue and Mixed Signal
The 32-bit periodic trigger mode is compiled but the LED does not respond. I am confused...
Dear TX, I am a beginner. I got the TI LM3S 811 evaluation board some time ago. I am practicing the 32-bit cycle trigger mode, but the LED does not respond. I am confused...In fact, it is also based o...
WINKLE Microcontroller MCU
CAN bus leads in-vehicle network, CANopen attempts to open the door to applications
In the field of automotive electronics, the vehicle buses that are closely related to vehicle power, chassis and body mainly include CAN, LIN and FlexRay. The CAN bus has become the mainstream of vehi...
frozenviolet Automotive Electronics
New Year's greetings guessing game
[audio]attach://227748.mp3[/audio]...
zhangdaijinqf Talking
How to shield the onboard emulator of F28M35H52C1 development kit?
Rt, how can I shield the onboard emulator of this development kit? I want to use an external emulator for debugging, but there are always problems. Finally, I think it should be because the onboard em...
zhao5476278 Microcontroller MCU
One egg a day
...
2512a2512 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2226  293  981  1443  2831  45  6  20  30  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号