EEWORLDEEWORLDEEWORLD

Part Number

Search

MHO+37FBG-R-FREQ2

Description
TTL Output Clock Oscillator, 2.999MHz Min, 50MHz Max
CategoryPassive components    oscillator   
File Size59KB,1 Pages
ManufacturerMtronPTI
Websitehttp://www.mtronpti.com
Environmental Compliance
Download Datasheet Parametric View All

MHO+37FBG-R-FREQ2 Overview

TTL Output Clock Oscillator, 2.999MHz Min, 50MHz Max

MHO+37FBG-R-FREQ2 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMtronPTI
Reach Compliance Codeunknown
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability-200%
JESD-609 codee1
Manufacturer's serial numberMHO
Installation featuresSURFACE MOUNT
Maximum operating frequency50 MHz
Minimum operating frequency2.999 MHz
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Oscillator typeTTL
Output load10 TTL, 50 PF
physical size20.8mm x 13.2mm x 5.1mm
longest rise time10 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
MHO+ Series
14 DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillators
Available Symmetry
* Contact factory for availability.
See page 146 for gull wing
configuration.
X
O
Pin Connections
1. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.
2. TTL load - See load circuit diagram #1 on page 148. HCMOS load - See load circuit diagram #2 on page 148.
3. Rise/Fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% Vdd and 90% Vdd with HCMOS load.
119
DaVinci DM355 processor for portable HD video applications
TI's DaVinci solution can be used for a wide range of digital video applications, many of which are popular products now, including personal media players, digital cameras, digital photo frames, IP ne...
黑衣人 DSP and ARM Processors
Time Synchronization Network
In the field of communication, the concept of "synchronization" refers to frequency synchronization, that is, the clock frequency and phase synchronization of each node in the network, and the error s...
26979746 RF/Wirelessly
Graduation project, audio routing issues please ask you
The above is the schematic diagram of the power amplifier. The sound source is the Allwinner A33 core board, connected to the 6th and 11th pins of the power amplifier, and P11 and P12 are the speakers...
z45217 PCB Design
Hardware debugging problem: power network leakage
I'm debugging a motherboard and I've encountered a very strange problem. Please help me. My board is divided into a CPU board and a baseboard, which are connected through a 200-pin socket. The CPU boa...
陶金 Embedded System
A FPGA development board and a cortex M4 development board
[i=s]This post was last edited by 2638823746 on 2014-6-27 15:25[/i] Both boards are as good as new. If they are less than 99% new, you can return them after buying them. I am short of money recently, ...
2638823746 Buy&Sell
JPEG encoding
How does the DM368 chip perform real-time encoding? The original data obtained by the sensor is in yuv format and needs to be encoded into jpeg format. The examples on dvsdk include a way to directly ...
huangyunxiang TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1884  2382  1887  409  1224  38  48  9  25  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号