EEWORLDEEWORLDEEWORLD

Part Number

Search

PS8601L2-V-A

Description
1 CHANNEL LOGIC OUTPUT OPTOCOUPLER
CategoryLED optoelectronic/LED   
File Size251KB,12 Pages
ManufacturerCEL
Websitehttp://www.cel.com/
Download Datasheet Parametric View All

PS8601L2-V-A Overview

1 CHANNEL LOGIC OUTPUT OPTOCOUPLER

PS8601L2-V-A Parametric

Parameter NameAttribute value
Maximum operating temperature100 Cel
Minimum operating temperature-55 Cel
Number of functions1
Processing package descriptionSURFACE MOUNT, PLASTIC, DIP-8
Lead-freeYes
EU RoHS regulationsYes
China RoHS regulationsYes
stateACTIVE
terminal coatingTIN SILVER COPPER
structureSINGLE
Optoelectronic device typeLOGIC OUTPUT
Maximum input control current25 mA
Maximum insulation voltage5000 V
Maximum output current8 A
PHOTOCOUPLER
PS8601,PS8601L
HIGH SPEED ANALOG OUTPUT TYPE
8-PIN PHOTOCOUPLER
−NEPOC
Series−
DESCRIPTION
The PS8601 and PS8601L are 8-pin high speed photocouplers containing a GaAIAs LED on input side and a PN
photodiode and a high speed amplifier transistor on output side on one chip. The PS8601 is in a plastic DIP (Dual In-
line Package). The PS8601L is lead bending type (Gull wing) for surface mount.
FEATURES
• High supply voltage
• High speed response
• High isolation voltage
• For Infrared reflow soldering
• Ordering number of tape product: PS8601L-E3, E4: 1 000 pcs/reel
• Safety standards
• UL approved: File No. E72422 (S)
• BSI approved: No. 8004
• VDE0884 approved (Option) No.91877
(V
CC
= 35 V MAX.)
(t
PHL
, t
PLH
= 0.8
µ
s MAX.)
(BV = 5 000 V
r.m.s.
)
• TTL, CMOS compatible with a resistor
APPLICATIONS
• Interface for measurement or control equipment
• Substitutions for relays and pulse transformers
Document No. PN10262EJ01V0DS (1st edition)
(Previous No. P11650EJ3V1DS00)
Date Published February 2003 CP(K)
The mark
shows major revised points.
Global Hardware Technology Conference to be held in China
http://www.microsoft.com/china/events/2007/medc_winhec/default.aspx...
mushei Embedded System
[FPGA Design Example] (7, 4) Cyclic Code Encoder
module cycle(c,u,clk); output[6:0] c; input[3:0] u; input clk; reg[2:0] i; reg d0,d1,d2,temp; reg[6:0] c; always @(posedge clk) begin d0=0; d1=0; d2=0; //initialize for (i=0;i4;i=i+1) //This for loop ...
eeleader FPGA/CPLD
It's so tiring to work under a fool! (Sequel)
Working in a stupid company, there is a stupid boss who really makes me want to quit every day. Every time the stupid boss assigns me something to do, he always says that so-and-so is going to do some...
lingking Talking
VHDL Golden Guide
VHDL Golden Collection, all English classics...
freeky FPGA/CPLD
How to define the msp430f449 port s as a digital output port?
Now I want to use the S2-S9 port of the MSP430F449 microcontroller to drive 8 LEDs. I don't know how to program. Please give me some advice....
马其十一 Microcontroller MCU
[Announcement of the shortlist] ADI laboratory circuit DIY!
After the selection and everyone's DIY intention in the previous period, we decided to launch [b][color=red] "ADI Laboratory Circuit DIY Activity" [/color][/b] today. Previous activity posts: [DIY Sug...
EEWORLD社区 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1602  2101  2800  433  2028  33  43  57  9  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号