datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > storage> storage> MN424100ASJ-07
PDF
Preview

MN424100ASJ-07

Description
Fast Page DRAM, 4MX1, 70ns, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOJ-26/20
Categorystorage    storage   
File Size2MB，30 Pages
ManufacturerPanasonic
Websitehttp://www.panasonic.co.jp/semicon/e-index.html
Download Datasheet Parametric Compare View All

MN424100ASJ-07 Overview

Fast Page DRAM, 4MX1, 70ns, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOJ-26/20

MN424100ASJ-07 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerPanasonic
Parts packaging codeSOJ
package instructionSOJ, SOJ20/26,.34
Contacts20
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFAST PAGE
Maximum access time70 ns
Other featuresCAS BEFORE RAS/SELF REFRESH
I/O typeSEPARATE
JESD-30 codeR-PDSO-J20
JESD-609 codee0
length17.15 mm
memory density4194304 bit
Memory IC TypeFAST PAGE DRAM
memory width1
Number of functions1
Number of ports1
Number of terminals20
word count4194304 words
character code4000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4MX1
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ20/26,.34
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
refresh cycle1024
Maximum seat height3.8 mm
self refreshYES
Maximum standby current0.00005 A
Maximum slew rate0.1 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm

MN424100ASJ-07 Preview

This Material Copyrighted By Its Respective Manufacturer
This Material Copyrighted By Its Respective Manufacturer
This Material Copyrighted By Its Respective Manufacturer
This Material Copyrighted By Its Respective Manufacturer
This Material Copyrighted By Its Respective Manufacturer
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

MN424100ASJ-07 Related Products

MN424100ASJ-07 MN424100AL-08 MN424100ATT-08 MN424100ASJ-08 MN424100ATT-07 MN424100AL-07
Description Fast Page DRAM, 4MX1, 70ns, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOJ-26/20 Fast Page DRAM, 4MX1, 80ns, CMOS, PZIP20, 0.400 INCH, PLASTIC, ZIP-20 Fast Page DRAM, 4MX1, 80ns, CMOS, PDSO20, 0.300 INCH, PLASTIC, TSOP-26/20 Fast Page DRAM, 4MX1, 80ns, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOJ-26/20 Fast Page DRAM, 4MX1, 70ns, CMOS, PDSO20, 0.300 INCH, PLASTIC, TSOP-26/20 Fast Page DRAM, 4MX1, 70ns, CMOS, PZIP20, 0.400 INCH, PLASTIC, ZIP-20
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible
Maker Panasonic Panasonic Panasonic Panasonic Panasonic Panasonic
Parts packaging code SOJ ZIP TSOP SOJ TSOP ZIP
package instruction SOJ, SOJ20/26,.34 ZIP, ZIP20,.1 LSOP, TSSOP20/26,.36 SOJ, SOJ20/26,.34 LSOP, TSSOP20/26,.36 ZIP, ZIP20,.1
Contacts 20 20 20 20 20 20
Reach Compliance Code unknown unknown unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
access mode FAST PAGE FAST PAGE FAST PAGE FAST PAGE FAST PAGE FAST PAGE
Maximum access time 70 ns 80 ns 80 ns 80 ns 70 ns 70 ns
Other features CAS BEFORE RAS/SELF REFRESH CAS BEFORE RAS/SELF REFRESH CAS BEFORE RAS/SELF REFRESH CAS BEFORE RAS/SELF REFRESH CAS BEFORE RAS/SELF REFRESH CAS BEFORE RAS/SELF REFRESH
I/O type SEPARATE SEPARATE SEPARATE SEPARATE SEPARATE SEPARATE
JESD-30 code R-PDSO-J20 R-PZIP-T20 R-PDSO-G20 R-PDSO-J20 R-PDSO-G20 R-PZIP-T20
JESD-609 code e0 e0 e0 e0 e0 e0
length 17.15 mm 25.6 mm 17.14 mm 17.15 mm 17.14 mm 25.6 mm
memory density 4194304 bit 4194304 bit 4194304 bit 4194304 bit 4194304 bit 4194304 bit
Memory IC Type FAST PAGE DRAM FAST PAGE DRAM FAST PAGE DRAM FAST PAGE DRAM FAST PAGE DRAM FAST PAGE DRAM
memory width 1 1 1 1 1 1
Number of functions 1 1 1 1 1 1
Number of ports 1 1 1 1 1 1
Number of terminals 20 20 20 20 20 20
word count 4194304 words 4194304 words 4194304 words 4194304 words 4194304 words 4194304 words
character code 4000000 4000000 4000000 4000000 4000000 4000000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 4MX1 4MX1 4MX1 4MX1 4MX1 4MX1
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOJ ZIP LSOP SOJ LSOP ZIP
Encapsulate equivalent code SOJ20/26,.34 ZIP20,.1 TSSOP20/26,.36 SOJ20/26,.34 TSSOP20/26,.36 ZIP20,.1
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE IN-LINE SMALL OUTLINE, LOW PROFILE SMALL OUTLINE SMALL OUTLINE, LOW PROFILE IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V 5 V 5 V 5 V 5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
refresh cycle 1024 1024 1024 1024 1024 1024
Maximum seat height 3.8 mm 10.5 mm 1.27 mm 3.8 mm 1.27 mm 10.5 mm
self refresh YES YES YES YES YES YES
Maximum standby current 0.00005 A 0.00005 A 0.00005 A 0.00005 A 0.00005 A 0.00005 A
Maximum slew rate 0.1 mA 0.09 mA 0.09 mA 0.09 mA 0.1 mA 0.1 mA
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES NO YES YES YES NO
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form J BEND THROUGH-HOLE GULL WING J BEND GULL WING THROUGH-HOLE
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL ZIG-ZAG DUAL DUAL DUAL ZIG-ZAG
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 7.62 mm 2.8 mm 7.62 mm 7.62 mm 7.62 mm 2.8 mm

Recommended Resources

The second frequency conversion circuit of the satellite receiver

KA78R05, 12 typical application circuit diagram

Cadmium bromine battery charging circuit

Pulse telephone 160168 controller circuit diagram

Producing RF modulator circuit for Zhongbao camcorder

Single-junction transistor self-excited multivibrator frequency dividing circuit

How to achieve signal acquisition synchronization
[backcolor=rgb(254, 245, 231)][size=12px]How can the two independent signals of the LED control circuit and the LED measurement circuit be independent? [/size][/backcolor][backcolor=rgb(254, 245, 231)...
hz45 Electronics Design Contest
Current carrying capacity of PCB traces and vias
[i=s]This post was last edited by qwqwqw2088 on 2020-9-28 08:25[/i]Introduction: The electrical connection between various devices on the FR4 copper-clad PCBA is achieved through copper foil traces an...
qwqwqw2088 PCB Design
12864
16824's information...
wzszzxj MCU
May I ask what article the following circuit diagram comes from or whether it has been patented?
May I ask what article the following circuit diagram comes from or whether it has been patented? [img]http://www.dataweek.co.za/Articles/Dataweek%20-%20Published%20by%20Technews/dw3181b.png[/img]...
duowenti PCB Design
About 28377d dual-core simulation and CLA simulation experience
Since 28377D has two CPUs and two CLAs, simulation is more troublesome. Record the operations during simulation. When simulating CPU2, because CPU2 is started by CPU1, CPU1 needs to set CPU2 startup M...
Aguilera Microcontroller MCU
DDR3 reference clock issues
[color=#000000]Use DDR3 SDRAM Controller with UniPHY to control DDR3, and the FPGA is stratix IV EP4SGX series[/color] [color=#000]1.Memory clock frequency 520MHz 2.Set[/color][font=Calibri][color=#00...
xiaoganer FPGA/CPLD
Shortcut:   E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components

  1. 177-714-5-37GP0J5-24FNG
  2. TRU050-TFLHB-16M0000000
  3. AS7C31025-20TI
  4. FTS-107-04-SM-DV-P
  5. LT3007ITS8-1.5#TRMPBF
  6. M55342M08B200KRTFV
  7. RK1222-D2.2KL-20KC
  8. MBA02040C2704FCTCA
  9. A2541WV-S-35P-A-E813
  10. A3964H-6P-C
  11. A1501WV-12P-BL
  12. A2541WV-2x15P-C775

Popular Articles

  1. Sila launches new silicon anode technology to increase EV battery energy density
  2. Apple's Titan Project wins patent again: vehicle lighting system and traffic notification system
  3. Freescale Smart Car - Electromagnetic Tracking (Common to All Groups)
  4. NCU Research Breaks Through Key Technologies for Preparation and Heterogeneous Integration of Two-Dimensional Semiconductor Single Crystals
  5. 8-channel automatic temperature detection system simulation
  6. Support page reveals evidence that Apple Pay may be coming to Chile soon
  7. The foldable screen is just one of the three reasons why you must buy OPPO Find N
  8. Google Pixel Fold foldable phone appears on Geekbench, equipped with self-developed Tensor chip
  9. 《2440 bare metal》UART
  10. Tiny4412 learning (IV) transplanting linux-device tree (2) device tree LED lighting

Technical ResourceMore

  1. Basic electronic teaching plan of motor and drag
  2. USB Function IP Core
  3. How to install plugins in AD10 [revised version]
  4. Permanent Magnet Synchronous Motor HIL Simulation System
  5. Reduce your system power and cost with Artix-7 FPGAs
  6. Cadence 16.6 Harmony Method _ Revised Edition
  7. American solenoid valve selection information
  8. Synchronizing Multiple 1 GSPS AD9910 Direct Digital Synthesizers
  9. Internal timer counter of MCS-51 single chip microcomputer and its application
  10. NXP Semiconductors Controllers

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1591  1888  2137  1949  1429  33  39  44  40  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号