CC127L-A5B7-32.000KP datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> CC127L-A5B7-32.000KP

CC127L-A5B7-32.000KP: DescriptionHCMOS/LSTTL Output Clock Oscillator, 32MHz Nom, ROHS COMPLIANT PACKAGE-4; CategoryPassive components oscillator; File Size702KB，1 Pages; ManufacturerCardinal Components; Environmental Compliance

Download Datasheet Parametric View All

CC127L-A5B7-32.000KP Overview

HCMOS/LSTTL Output Clock Oscillator, 32MHz Nom, ROHS COMPLIANT PACKAGE-4

CC127L-A5B7-32.000KP Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Cardinal Components
Reach Compliance Code	compliant
Other features	BULK
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	10 ns
Frequency Adjustment - Mechanical	YES
Frequency offset/pull rate	20 ppm
frequency stability	30%
linearity	10%
Manufacturer's serial number	CC127
Installation features	SURFACE MOUNT
Nominal operating frequency	32 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	HCMOS/LSTTL
Output load	10 LS TTL, 15 pF
physical size	11.4mm x 9.6mm x 2.5mm
longest rise time	10 ns
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	40/60 %

Preview

Download Datasheet

View All

CARDINAL COMPONENTS

Surface Mount VCXO

• Various stability options

Series CC127

Part Numbering Example: CC127 L Z - A2 B2 45 - 22.5792 A P

CC127

22.5792

VOLTAGE PACKAGING OPTIONS OPERATING TEMP.

SERIES

CC127 Blank = 5V Blank = Bulk

A2 = -10°C ~ +60°C

Z = Tape and Reel

A5 = -20°C ~ +70°C

L = 3.3V

A6 = 0°C ~ +70°C

A7 = -40°C ~ +85°C

A9 = 0°C ~ +50°C

AA = -10°C ~ +70°C

AF = 0°C ~ +60°C

STABILITY

SYMMETRY FREQUENCY PULL RANGE LINEARITY

B7 = ±30 ppm Blank = 40/60%

A = ±50 ppm

Blank = ±20%

BC = ±15

H = ±30 ppm

= ±15%

45 = 45/55%

ppm

K = ±20 ppm

= ±10%

BD = ±20

L = ±10 ppm

ppm

BE = ±10 ppm

BP = ±50 ppm

Specifications:

Frequency Range:

9.600 MHz to 32.000 MHz

ppm

+3.0 VDC ±5%

Available Stability Options:

±50

±30

±20

±15

±10

Output Series:

Input Voltage:

Frequency Tuning Range:

CC127

HCMOS/TTL

+5.0 VDC ±5%,

±10

±30

±50

±15

±20

ppm

Min.

+3.3 VDC, ±1.65 VDC, ±1.35 VDC,

External Control Voltage:

Linearity:

+2.5 VDC, ±2.0 VDC,

±20%

±15%

±10%

Output Voltage:

TTL V

=0.4 V Max.

TTL V

=2.4 V Min.

HCMOS V

=10%V

V Max.

HCMOS V

=90%V

V Min.

0°C to +70°C

-10°C to +70°C

-20°C to +70°C

-40°C to +85°C

10 LS TTL, 15 pf HCMOS

80 mA

10 ns

40/60%

45/55%

10 ms

-40°C to +85°C

Tape and Reel (1K per Reel)

Operating Temperature

Output Load:

Maximum Input Current:

Maximum Rise/Fall Time:

Duty Cycle:

Max. Start-Up Time:

Storage Temperature:

Packaging:

155 Route 46 West

Wayne, NJ 07470

Rev:

V-090414-13

Cardinal Components, Inc.

V-3

TEL:

(973)785-1333

E-MAIL: sales@cardinalxtal.com

WEB: http://www.cardinalxtal.com

Recommended Resources

TMP03-04 interfaces with low-voltage logic circuits

XJ01-14 to 20 type auto-coupling step-down starter circuit

TDA1553Q power amplifier circuit diagram

Motor drive circuit using two N-channel FRTs

Parallel current expansion stabilized power supply circuit diagram

high voltage power supply

How to set interrupts for the IO ports of the LPC11 series?: I now want to set a pin as an interrupt source. How can I do this?...; tiancaich NXP MCU

I would like to ask you about the nios II and quatus II versions!: I downloaded and installed Nios II 9.1 Software Build Tools for Eclipse from Altera's official website. However, my Quartus II version is Quartus II 9.1sp2 Web Edition. When I opened Nios II EDS, the ...; 简小韬韬 FPGA/CPLD

Embedded DSP Development---Dm642 Video Port Output: [p=20, null, left][color=rgb(51, 51, 51)][font=Arial][size=3]void VP1_EDMA(int displayMode,unsigned int w,unsigned int h) {unsigned int i=0,k=0;EDMA_Handle handle;EDMA_Handle handle2;EDMA_Config myEdm...; Jacktang DSP and ARM Processors

S3C6410 ADC driver problem ask ~~~~~~: Experts, I use the loading stream driver to drive the ADC interface on the 6410wince platform. The driver runs, but the data read from the AIN0---AIN3 interfaces are not correct. By comparing the touc...; liulei3068 Embedded System

STM32USART send interrupt and SPWM generation: How does USART send interrupt not affect SPWM interrupt?USART baud rate is 115200, SPWM carrier is 18K...; hjacky stm32/stm8

Receive a piece of data, put it into the array register, and check it in WATCH to find that "." and " " appear in front of the data: I received a piece of data, which is: ADO:xx.xxmg/l T1:26.50CZ However, when I checked it in the WATCH in TAR, I found that the data was moved back one or two bits. Sometimes there is a "." in front o...; 面纱如雾 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components