K4H560438D-TCA20 datasheet, PDF

Datasheet> All Categories > storage> storage> K4H560438D-TCA20

K4H560438D-TCA20: DescriptionDDR DRAM, 64MX4, 0.75ns, CMOS, PDSO66, 0.400 X 0.875, 0.65 MM PITCH, MS-024FC, TSOP2-66; Categorystorage storage; File Size235KB，25 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet Parametric View All

K4H560438D-TCA20 Overview

DDR DRAM, 64MX4, 0.75ns, CMOS, PDSO66, 0.400 X 0.875, 0.65 MM PITCH, MS-024FC, TSOP2-66

K4H560438D-TCA20 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SAMSUNG
Parts packaging code	TSSOP2
package instruction	TSOP2,
Contacts	66
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	0.75 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PDSO-G66
length	22.22 mm
memory density	268435456 bit
Memory IC Type	DDR DRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	66
word count	67108864 words
character code	64000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64MX4
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	240
Certification status	Not Qualified
Maximum seat height	1.2 mm
self refresh	YES
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	10.16 mm

Preview

Download Datasheet

View All

256Mb

Key Features

• Double-data-rate architecture; two data transfers per clock cycle

• Bidirectional data strobe(DQS)

• Four banks operation

• Differential clock inputs(CK and CK)

• DLL aligns DQ and DQS transition with CK transition

• MRS cycle with address key programs

-. Read latency 2, 2.5 (clock)

-. Burst length (2, 4, 8)

-. Burst type (sequential & interleave)

• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)

• Data I/O transactions on both edges of data strobe

• Edge aligned data output, center aligned data input

• LDM,UDM/DM for write masking only

• Auto & Self refresh

• 7.8us refresh interval(8K/64ms refresh)

• Maximum burst refresh cycle : 8

• 66pin TSOP II package

DDR SDRAM

ORDERING INFORMATION

Part No.

K4H560438D-TC/LB3

K4H560438D-TC/LA2

K4H560438D-TC/LB0

K4H560438D-TC/LA0

K4H560838D-TC/LB3

K4H560838D-TC/LA2

K4H560838D-TC/LB0

K4H560838D-TC/LA0

K4H561638D-TC/LB3

K4H561638D-TC/LA2

K4H561638D-TC/LB0

K4H561638D-TC/LA0

16M x 16

32M x 8

64M x 4

Org.

Max Freq.

B3(DDR333@CL=2.5)

A2(DDR266@CL=2)

B0(DDR266@CL=2.5)

A0(DDR200@CL=2)

B3(DDR333@CL=2.5)

A2(DDR266@CL=2)

B0(DDR266@CL=2.5)

A0(DDR200@CL=2)

B3(DDR333@CL=2.5)

A2(DDR266@CL=2)

B0(DDR266@CL=2.5)

A0(DDR200@CL=2)

SSTL2

66pin TSOP II

SSTL2

66pin TSOP II

SSTL2

66pin TSOP II

Interface

Package

Operating Frequencies

- B3(DDR333)

Speed @CL2

Speed @CL2.5

133MHz

166MHz

- A2(DDR266A)

133MHz

- B0(DDR266B)

100MHz

133MHz

- A0(DDR200)

100MHz

*CL : Cas Latency

- 1 -

Rev. 0.4 May. 2002

Recommended Resources

TV preamplifier circuit

Counting circuit composed of transistors

HT-82003 circuit

Push-and-twist circuit diagram using complementary transistors and CMOS driver stages

Simple line anti-theft circuit diagram

10 Mbit fiber optic data lines

paper: Design of Multi-channel Switching Power Supply Based on FPGA...; messiceding@126 FPGA/CPLD

Review summary: Current probe I-Probe520 and signal generator TGF4042: Event details: Click here to view Sharing plan:Click here to view (@zjd01,@飞鸿荒劫,@fine0406,@nemo1991,@shzhbchina,@gyp1) Updated: October 28 Topic summary:theme author LinkTGF4042 Function Signal Genera...; nmg Test/Measurement

Jilin University successfully developed the original innovative technology of "water jet inkless printing": Xinhuanet Changchun, February 10 (Reporter Sun Yang) The reporter learned from the School of Chemistry of Jilin University on the 10th that a related research result of "water-jet printing" was recent...; lopopo Creative Market

Low power mode settings: [i=s] This post was last edited by paulhyde on 2014-9-15 04:09 [/i] There is a problem with the previous post. There is a loop in the main function of the program, which can enter the low power mode, ...; lpmrzx Electronics Design Contest

My Shanghai friends advised me not to go to the Expo: Under the strong publicity of the World Expo, I was a little tempted and wanted to take my daughter to broaden her horizons, so I asked a friend in Shanghai. His answer was "a very bad temple fair, no...; 向农 Talking

About Duplex Communication: [i=s]This post was last edited by paulhyde on 2014-9-15 08:53[/i] Does anyone have experience with duplex communications? I would like some advice. I plan to use the same antenna for both sending and ...; 离落shuling Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components