EEWORLDEEWORLDEEWORLD

Part Number

Search

W1D128M72R8A-3.75AE-FA

Description
128MX8 DDR DRAM MODULE, 0.5ns, DMA240, MO-237, DIMM-240
Categorystorage    storage   
File Size255KB,11 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

W1D128M72R8A-3.75AE-FA Overview

128MX8 DDR DRAM MODULE, 0.5ns, DMA240, MO-237, DIMM-240

W1D128M72R8A-3.75AE-FA Parametric

Parameter NameAttribute value
MakerXILINX
Parts packaging codeDIMM
package instructionDIMM,
Contacts240
Reach Compliance Codeunknown
access modeSINGLE BANK PAGE BURST
Maximum access time0.5 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-XDMA-N240
JESD-609 codee4
length133.35 mm
memory density1073741824 bit
Memory IC TypeDDR DRAM MODULE
memory width8
Number of functions1
Number of ports1
Number of terminals240
word count134217728 words
character code128000000
Operating modeSYNCHRONOUS
Maximum operating temperature55 °C
Minimum operating temperature
organize128MX8
Package body materialUNSPECIFIED
encapsulated codeDIMM
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
Maximum seat height2.7 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountNO
Temperature levelCOMMERCIAL
Terminal surfaceGOLD
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
width30 mm
DDR2-400, 533
Single Rank, x8 Registered SDRAM DIMMs
256MB
512MB
1GB
2GB
-
-
-
-
W1D32M72R8
W1D64M72R8
W1D128M72R8
W1D256M72R8 (Preliminary*)
Figure 1: Available layouts
Layout A:
1.181"
Features:
240-pin Registered ECC DDR2 SDRAM Dual-In-
Line Memory Module for DDR2-400 and DDR2-533
JEDEC standard VDD=1.8V (+/- 0.1V) power
supply
One rank 256MB, 512MB, 1GB, and 2GB
Modules are built with 18 x8 DDR2 SDRAM
devices in a 60-ball FBGA package
ECC error detection and correction
Programmable CAS Latency of 3 and 4; Burst
Length of 4 and 8
Auto Refresh and Self Refresh Mode
OCD (Off-Chip Driver Impedance Adjustment) and
ODT (On-Die Termination)
SPD (Serial Presence Detect) with EEPROM
All input/output are SSTL_18 compatible
All contacts are gold plated
One clock delay for register
Layout B:
1.0"
Front view of double-sided DIMM (see detail physical dimensions
at the back)
Speed Grades:
-5
-3.75
Units
Module Speed Grade
PC2-3200 PC2-4200
Speed @ CL3
400
-
MHz
Speed @ CL4
400
533
MHz
Speed @ CL5
-
533
MHz
Note: See Product ordering for full naming guide
Speed Grade
Description:
The following specification covers the W1D32M72R8, W1D64M72R8, W1D128M72R8, and W1D256M72R8
family of Single-Rank Registered ECC DDR2 modules using x8 FBGA SDRAMs. Please reference Figure 1 for
available layout configurations and the product ordering guide on the final page of this specification for available
options including speed grade and silicon manufacturer.
Address Summary Table:
Module Configuration
Refresh
Device Configuration
Row Addressing
Column Addressing
Module Rank
256MB
32M x 72
8k
32M x 8
(9 components)
A0-A13
A0-A9
1
512MB
64M x 72
8K
64M x 8
(9 components)
A0-A13
A0-A9
1
1GB
128M x 72
8K
128M x 8
(9 components)
A0-A14
A0-A9
1
2GB
256M x 72
8K
256M x 8
(9 components)
A0-A14
A0-A9
1
*Specifications are for reference purposes only and are subject to change by Wintec without notice.
DDR2_RDIMM_1 rank_x8_spec
Rev. 1.0 - December, 04
Wintec Industries, Inc., reserves the right to change datasheets and/or products without any notice.
2004 Wintec Industries, Inc.
1
Kind people please take a look...
I would like to ask which power chips are based on time division multipliers and which are commonly used. Is SA2005F based on time division technology?...
tc72500 Analog electronics
There is an error in the FPGA soft IP design. . . Please help me. . . .
When I was designing an FPGA soft IP core, I set 4 button PIOs when adding PIO ports. They can only input and have rising edge interrupt triggers. But the following error message appears... It stops h...
shilaike FPGA/CPLD
IP Core Deliverables
IP Core DeliverablesWhen a company buys a license for an IP core, it typically receives everything it needs to design, test, and use the core in its own products. IP core designs are usually provided ...
modemdesign Integrated technical exchanges
Please help me with the problem that WinCE cannot start
I bought the S3C2440 core board online and made two baseboards myself. The core board worked with the first baseboard, and WinCE started fine. But the second baseboard could not start at all. The boot...
longdandan Embedded System
Problems with TCP connection during gprs debugging
04 02 00 BE 53 00 00 02 04 05 B4 01 01 04 02 A2 5D 7E FF 03 00 21 45 00 00 30 01 D4 40 00 80 06 6E 7C 0A 1D D4 AA 3B 24 62 9A 07 83 00 50 00 00 00 73 00 00 00 00 70 02 40 00 BE 53 00 00 02 04 05 B4 01...
147802802 Embedded System
Genuine DS-5 reports an error when connected to SOCFPGA!!!
A few days ago, I wanted to use DS-5 to debug the SPL (Preloader) program of Altera socFPGA online, but my genuine DS-5 could not connect to my socFPGA. It said that there was a problem with my DS-5 l...
yupc123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1570  1700  2382  2687  342  32  35  48  55  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号