EEWORLDEEWORLDEEWORLD

Part Number

Search

B32529C6472M000

Description
Cap,PET(PolyethyleneTerephthalate),4.7nF,400VDC,5% -Tol,5% +Tol
CategoryPassive components    capacitor   
File Size809KB,49 Pages
ManufacturerEPCOS (TDK)
Environmental Compliance
Download Datasheet Parametric View All

B32529C6472M000 Overview

Cap,PET(PolyethyleneTerephthalate),4.7nF,400VDC,5% -Tol,5% +Tol

B32529C6472M000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEPCOS (TDK)
package instruction,
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.0047 µF
Capacitor typeFILM CAPACITOR
Custom functionsSpecial Lead Length Available On Reques
dielectric materialsPOLYESTER AND POLYETHYLENE TEREPHTHALATE
high6.5 mm
JESD-609 codee3
length7.3 mm
Installation featuresTHROUGH HOLE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formRadial
method of packingBULK
positive tolerance20%
Rated (AC) voltage (URac)200 V
Rated (DC) voltage (URdc)400 V
GuidelineAEC-Q200
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal pitch5 mm
Terminal shapeWIRE
width2.5 mm
Film Capacitors -
Metallized Polyester
(MKT)
Series/Type:
B32520
...
B32529
The following products presented in this data sheet are being withdrawn.
Please see the next
4
pages.
How to realize touch screen click wakeup in 2440+wince5.0?
I am using 2440+wince5.0. After the system goes into sleep mode, I want to wake it up by clicking on the touch screen. How can I achieve this in terms of software and hardware? Thank you!...
njzgw Embedded System
Comparison scheme competition + LED energy-saving lamp drive circuit design
[i=s]This post was last edited by mengyun2801 on 2014-6-24 23:21[/i] [size=5] In the past two years, low-power and high-efficiency products have become more and more popular. The simplest and most pop...
mengyun2801 Analogue and Mixed Signal
The top-level module calls the port signal of the bottom-level module, and an error occurs during simulation~~~
The design is a three-level module, the top-level module topcpu.v, the middle module cpu.v, and the bottom-level module adr.v. I called the port signal pc_addr of adr in topcpu.v, and an error occurre...
caoxiaoliangzdh FPGA/CPLD
Clock Transmission Technology White Paper.pdf
Here's another one. I can't remember what information netizens have already uploaded. Here's a random one....
白丁 FPGA/CPLD
MSP430 BIT problem?
if ((P1IN&BIT4) == BIT4)then what does BIT4 mean?...
w2008r Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1100  2587  1288  2891  1195  23  53  26  59  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号