V58C2256164SBE6 datasheet, PDF

Datasheet> All Categories > storage> storage> V58C2256164SBE6

V58C2256164SBE6: DescriptionDDR DRAM, 16MX16, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, LEAD FREE, PLASTIC, MS-024FC, TSOP2-66; Categorystorage storage; File Size983KB，62 Pages; ManufacturerProMOS Technologies Inc; Environmental Compliance

Download Datasheet Parametric View All

V58C2256164SBE6 Overview

DDR DRAM, 16MX16, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, LEAD FREE, PLASTIC, MS-024FC, TSOP2-66

V58C2256164SBE6 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	ProMOS Technologies Inc
Parts packaging code	TSSOP2
package instruction	TSOP2, TSSOP66,.46
Contacts	66
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	0.7 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
interleaved burst length	2,4,8
JESD-30 code	R-PDSO-G66
length	22.22 mm
memory density	268435456 bit
Memory IC Type	DDR DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	66
word count	16777216 words
character code	16000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSSOP66,.46
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	2,4,8
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10.16 mm

Preview

Download Datasheet

View All

V58C2256(804/404/164)SB

HIGH PERFORMANCE 256 Mbit DDR SDRAM

4 BANKS X 8Mbit X 8 (804)

4 BANKS X 4Mbit X 16 (164)

4 BANKS X 16Mbit X 4 (404)

DDR400A

Clock Cycle Time (t

CK2

)

Clock Cycle Time (t

CK2.5

)

Clock Cycle Time (t

CK3

)

System Frequency (f

CK max

)

7.5 ns

5ns

200 MHz

DDR400A

7.5 ns

6ns

5ns

200 MHz

DDR333B

7.5 ns

6 ns

166 MHz

DDR266A

7.5ns

7ns

143 MHz

Features

■

High speed data transfer rates with system frequency

up to 200 MHz

■

Data Mask for Write Control

■

Four Banks controlled by BA0 & BA1

■

Programmable CAS Latency: 2, 2.5, 3

■

Programmable Wrap Sequence: Sequential

or Interleave

■

Programmable Burst Length:

2, 4, 8 for Sequential Type

2, 4, 8 for Interleave Type

■

Automatic and Controlled Precharge Command

■

Power Down Mode

■

Auto Refresh and Self Refresh

■

Refresh Interval: 8192 cycles/64 ms

■

Available in 66-pin 400 mil TSOP or 60 Ball FBGA

■

SSTL-2 Compatible I/Os

■

Double Data Rate (DDR)

■

Bidirectional Data Strobe (DQS) for input and output

data, active on both edges

■

On-Chip DLL aligns DQ and DQs transitions with CK

transitions

■

Differential clock inputs CK and CK

■

Power Supply 2.5V ± 0.2V

■

Power Supply 2.6V ± 0.1V for DDR400

*Note: (-5B) Supports PC3200 module with 2.5-3-3 timing

(-5) Supports PC3200 module with 3-3-3 timing

(-6) Supports PC2700 module with 2.5-3-3 timing

(-7) Supports PC2100 module with 2-2-2 timing

Description

The V58C2256(804/404/164)SB is a four bank DDR

DRAM organized as 4 banks x 8Mbit x 8 (804), 4 banks x

4Mbit x 16 (164), or 4 banks x 16Mbit x 4 (404). The

V58C2256(804/404/164)SB achieves high speed data

transfer rates by employing a chip architecture that

prefetches multiple bits and then synchronizes the output

data to a system clock.

All of the control, address, circuits are synchronized

with the positive edge of an externally supplied clock. I/O

transactions are occurring on both edges of DQS.

Operating the four memory banks in an interleaved

fashion allows random access operation to occur at a

higher rate than is possible with standard DRAMs. A se-

quential and gapless data rate is possible depending on

burst length, CAS latency and speed grade of the device.

Device Usage Chart

Operating

Temperature

Range

0°C to 70°C

Package Outline

JEDEC 66 TSOP II

60 FBGA

•

CK Cycle Time (ns)

-5B

•

Power

-7

•

-5

•

-6

•

Std.

•

Temperature

Mark

Blank

V58C2256(804/404/164)SB Rev.1.0 November 2003

Recommended Resources

Electromagnetic brake control circuit

Lighting delay circuit using transistors Part 2

Full-wave synchronous detection circuit using analog switch IC

Photoresistor light controlled boost circuit

IOV regulated power supply circuit to eliminate ripple

Two-phase 2kHz audio oscillator

Headhunting position: Hardware Design Engineer (a European control system company, location: Shanghai): Listed in London Stock Exchange, our client is a global group of five businesses that supply control and automation solutions that deliver efficiency, safety and effectiveness in process automation, c...; succeedzcs Embedded System

When getting the scroll bar's SB_THUMBPOSITION event position value, it is always wrong: When the SB_THUMBPOSITION event of the scroll bar is triggered, I move the slider of the scroll bar to the end, but the value I get is not the nMax value in SCROLLINFO. Why?...; Anna2007 Embedded System

10 basic practical algorithms that programmers must know and their explanations (transferred): [b] [b]Algorithm 1: Quick Sort [/b] [/b] [b]Quick sort [/b] is a sorting algorithm developed by Tony Hall. On average, sorting [i]n[/i] items requires [b]Ο[/b]([i]n[/i] log [i]n[/i]) comparisons. In t...; 白丁 Integrated technical exchanges

Design of LED emergency lighting controller based on MSP430: [size=4]Factories, enterprises, mines, operation workshops and other large-span spaces use LED emergency lighting and normal lighting in common, which can quickly switch to EPS backup power supply aft...; fish001 Microcontroller MCU

LED R&D Senior Engineer: The work location is in Danyang, a private enterprise, with favorable treatment, a nice boss, and accommodation. Requirements are as follows: 1. Bachelor degree or above in electronics related majors ...; kellywang123 Recruitment

How does PXA270 communicate with the baseband?: How does PXA270 communicate with the baseband? Is it through the UART port to send AT Command? For example, does the phone call function send an ATD command to the baseband?...; strawberry921 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components