datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> AD9698TQ
PDF
Preview

AD9698TQ

Description
IC DUAL COMPARATOR, 3000 uV OFFSET-MAX, CDIP16, CERDIP-16, Comparator
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size153KB，8 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric Compare View All

AD9698TQ Overview

IC DUAL COMPARATOR, 3000 uV OFFSET-MAX, CDIP16, CERDIP-16, Comparator

AD9698TQ Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerADI
Parts packaging codeDIP
package instructionCERDIP-16
Contacts16
Reach Compliance Codeunknown
ECCN codeEAR99
Amplifier typeCOMPARATOR
Maximum average bias current (IIB)110 µA
Maximum bias current (IIB) at 25C55 µA
Maximum input offset voltage3000 µV
JESD-30 codeR-GDIP-T16
JESD-609 codee0
length19.05 mm
Negative supply voltage upper limit-7 V
Nominal Negative Supply Voltage (Vsup)-5.2 V
Number of functions2
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5,GND/-5.2 V
Certification statusNot Qualified
Nominal response time4.5 ns
Maximum seat height5.08 mm
Maximum slew rate64 mA
Supply voltage upper limit7 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyBIPOLAR
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm

AD9698TQ Preview

a
FEATURES
4.5 ns Propagation Delay
200 ps Maximum Propagation Delay Dispersion
Single +5 V or 5 V Supply Operation
Complementary Matched TTL Outputs
APPLICATIONS
High Speed Line Receivers
Peak Detectors
Window Comparators
High Speed Triggers
Ultrafast Pulse Width Discriminators
Ultrafast
TTL Comparators
AD9696/AD9698
Both devices allow the use of either a single +5 V supply or
±
5 V supplies. The choice of supplies determines the common
mode input voltage range available: –2.2 V to +3.7 V for
±
5 V
operation, +1.4 V to +3.7 V for single +5 V supply operation.
The differential input stage features high precision, with offset
voltages which are less than 2 mV and offset currents less than
1
µA.
A latch enable input is provided to allow operation in ei-
ther sample-and-hold or track-and-hold applications.
The AD9696 and AD9698 are both available as commercial
temperature range devices operating from ambient temperatures
of 0°C to +70°C, and as extended temperature range devices for
ambient temperatures from –55°C to +125°C. Both versions are
available qualified to MIL-STD-883 class B.
Package options for the AD9696 include a 10-pin TO-100 metal
can, an 8-pin ceramic DIP, an 8-pin plastic DIP, and an 8-lead
small outline plastic package. The AD9698 is available in a
16-pin ceramic DIP, a 16-lead ceramic gullwing, a 16-pin plastic
DIP, and a 16-lead small outline plastic package. Military quali-
fied versions of the AD9696 come in the TO-100 can and
ceramic DIP; the dual AD9698 comes in ceramic DIP.
GENERAL DESCRIPTION
The AD9696 and AD9698 are ultrafast TTL-compatible volt-
age comparators able to achieve propagation delays previously
possible only in high performance ECL devices. The AD9696 is
a single comparator providing 4.5 ns propagation delay, 200 ps
maximum delay dispersion and 1.7 ns setup time. The AD9698
is a dual comparator with equally high performance; both de-
vices are ideal for critical timing circuits in such applications as
ATE, communications receivers and test instruments.
FUNCTIONAL BLOCK DIAGRAM
AD9696
AD9696/AD9698 Architecture
NONINVERTING
INPUT
INVERTING
INPUT
Q OUTPUT
Q OUTPUT
INPUT
LATCH
GAIN
LEVEL
SHIFT
OUTPUT
LATCH
ENABLE
AD9698
NONINVERTING
INPUT
INVERTING
INPUT
Q OUTPUT
#1
Q OUTPUT
Q OUTPUT
Q OUTPUT
#2
NONINVERTING
INPUT
INVERTING
INPUT
LATCH
ENABLE
LATCH
ENABLE
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
© Analog Devices, Inc., 1996
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703
AD9696/AD9698–SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS
1
Supply Voltage (+V
S
/–V
S
) . . . . . . . . . . . . . . . . . . . . +7 V/–7 V
Input Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±
5 V
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . 5.4 V
Latch Enable Voltage . . . . . . . . . . . . . . . . . . . . . –0.5 V to +V
S
Output Current (Continuous) . . . . . . . . . . . . . . . . . . . 20 mA
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . 600 mW
Operating Temperature Range
2
AD9696/AD9698KN/KQ/KR . . . . . . . . . . . . 0°C to +70°C
AD9696/AD9698TQ . . . . . . . . . . . . . . . . –55°C to +125°C
Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C
Junction Temperature
KQ/TQ Suffixes . . . . . . . . . . . . . . . . . . . . . . . . . . . +175°C
KN/KR Suffixes . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C
Lead Soldering Temperature (10 sec) . . . . . . . . . . . . +300°C
ELECTRICAL CHARACTERISTICS
Parameter
INPUT CHARACTERISTICS
Input Offset Voltage
4
Input Offset Voltage Drift
Input Bias Current
Input Offset Current
Input Capacitance
Input Voltage Range
±
5.0 V
+5.0 V
Common Mode Rejection Ratio
±
5.0 V
+5.0 V
LATCH ENABLE INPUT
Logic “1” Voltage Threshold
Logic “0” Voltage Threshold
Logic “1” Current
Logic “0” Current
DIGITAL OUTPUTS
Logic “1” Voltage (Source 4 mA)
Logic “0” Voltage (Sink 10 mA)
SWITCHING PERFORMANCE
Propagation Delay (t
PD
)
5
Input to Output HIGH
Input to Output LOW
Latch Enable to Output HIGH
Latch Enable to Output LOW
Delta Delay Between Outputs
Propagation Delay Dispersion
20 mV to 100 mV Overdrive
100 mV to 1.0 V Overdrive
Rise Time
10
Fall Time
10
Latch Enable
Pulse Width [t
PW(E)
]
Setup Time (t
S
)
Hold Time (t
H
)
(Supply Voltages = –5.2 V and +5.0 V; load as specified in Note 4,
unless otherwise noted)
0 C to +70 C
AD9696/AD9698
KN/KQ/KR
Min
Typ
Max
1.0
10
16
0.4
3
–2.2
+1.4
80
57
2.0
0.8
10
1
2.7
3.5
0.4
2.7
0.5
3.5
0.4
85
63
+3.7
+3.7
–2.2
+1.4
80
57
2.0
0.8
10
1
85
63
2.0
3.0
55
110
1.0
1.3
–55 C to +125 C
AD9696/AD9698
TQ
Min
Typ
Max
1.0
10
16
0.4
3
+3 7
+3.7
2.0
3.0
55
110
1.0
1.3
Temp
+25°C
Full
Full
+25°C
Full
+25°C
Full
+25°C
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Test
Level
I
VI
V
I
VI
I
VI
V
VI
VI
VI
VI
VI
VI
VI
VI
VI
VI
Units
mV
mV
µV/°C
µA
µA
µA
µA
pF
V
V
dB
dB
V
V
µA
µA
V
V
0.5
Full
Full
+25°C
+25°C
+25°C
+25°C
+25°C
+25°C
+25°C
+25°C
+25°C
+25°C
IV
IV
IV
IV
IV
V
IV
V
V
IV
IV
IV
3.5
3
3
4.5
4.5
6.5
6.5
0.5
100
100
1.85
1.35
2.5
1.7
1.9
7.0
7.0
8.5
8.5
1.5
4.5
4.5
6.5
6.5
0.5
100
100
1.85
1.35
3.5
3
3
2.5
1.7
1.9
7.0
7.0
8.5
8.5
1.5
ns
ns
ns
ns
ns
ps
ps
ns
ns
ns
ns
ns
200
200
–2–
REV. B
AD9696/AD9698
Test
Level
0 C to +70 C
AD9696/AD9698
KN/KQ/KR
Min
Typ
Max
–55 C to +125 C
AD9696/AD9698
TQ
Min
Typ
Max
Parameter
POWER SUPPLY
6
Positive Supply Current
7
AD9696
AD9698
Negative Supply Current
8
AD9696
AD9698
Power Dissipation
AD9696 +5.0 V
AD9696
±
5.0 V
AD9698 +5.0 V
AD9698
±
5.0 V
Power Supply Rejection Ratio
9
Temp
Units
(+5.0 V)
mA
mA
(–5.2 V)
mA
mA
mW
mW
mW
mW
dB
dB
Full
Full
Full
Full
Full
Full
Full
Full
+25°C
Full
VI
VI
VI
VI
V
V
V
V
VI
VI
26
52
2.5
5.0
130
146
260
292
70
65
3
4
32
64
4.0
8.0
26
52
2.5
5.0
130
146
260
292
70
65
32
64
4.0
8.0
NOTES
1
Absolute maximum ratings are limiting values, to be applied individually,
and beyond which the serviceability of the circuit may be impaired. Functional
operability is not necessarily implied. Exposure to absolute maximum rating
conditions for an extended period of time may affect device reliability.
2
Typical thermal impedances:
AD9696 Metal Can
θ
JA
= 170°C/W
θ
JC
= 50°C/W
AD9696 Ceramic DIP
θ
JA
= 110°C/W
θ
JC
= 20°C/W
AD9696 Plastic DIP
θ
JA
= 160°C/W
θ
JC
= 30°C/W
AD9696 Plastic SOIC
θ
JA
= 180°C/W
θ
JC
= 30°C/W
AD9698 Ceramic DIP
θ
JA
= 90°C/W
θ
JC
= 25°C/W
AD9698 Plastic DIP
θ
JA
= 100°C/W
θ
JC
= 20°C/W
AD9698 Plastic SOIC
θ
JA
= 120°C/W
θ
JC
= 20°C/W
Load circuit has 420
Ω
from +V
S
to output; 460
Ω
from output to ground.
R
S
≤100 Ω.
5
Propagation delays measured with 100 mV pulse; 10 mV overdrive.
6
Supply voltages should remain stable within
±
5% for normal operation.
7
Specification applies to both +5 V and
±
5 V supply operation.
8
Specification applies to only
±
5 V supply operation.
9
Measured with nominal values
±
5% of +V
S
and –V
S
.
10
Although fall time is faster than rise time, the complementary outputs cross at
midpoint of logic swing because of delay on start of falling edge.
Specifications subject to change without notice.
ORDERING GUIDE
EXPLANATION OF TEST LEVELS
Test Level
Model
AD9696KN
AD9696KR
AD9696KQ
AD9696TQ
AD9696TZ/883B
2
AD9698KN
AD9698KR
AD9698KQ
AD9698TQ
AD9698TZ/883B
3
Package
Plastic DIP
SOIC
Cerdip
Cerdip
Gullwing
Plastic DIP
SOIC
Cerdip
Cerdip
Gullwing
Temperature
0°C to +70°C
0°C to +70°C
0°C to +70°C
–55°C to +125°C
–55°C to +125°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
–55°C to +125°C
–55°C to +125°C
Package
Option
1
N-8
R-8
Q-8
Q-8
Z-8A
N-16
R-16A
Q-16
Q-16
Z-16
I
II
III
IV
V
VI
– 100% production tested.
– 100% production tested at +25°C, and sample tested at
specified temperatures.
– Sample tested only.
– Parameter is guaranteed by design and characterization
testing.
– Parameter is a typical value only.
– All devices are 100% production tested at +25°C.
100% production tested at temperature extremes for
extended temperature devices; sample tested at temp-
erature exremes for commercial/industrial devices.
NOTES
1
N = Plastic DIP, Q = Cerdip, R = Small Outline (SOIC), Z = Ceramic Leaded
Chip Carrier.
2
Refer to AD9696TZ/883B military data sheet.
3
Refer to AD9698TZ/883B military data sheet.
REV. B
–3–
AD9696/AD9698
PIN CONFIGURATIONS
Q1
OUT
(N/C)
Q1
OUT
(–V
S
)
GROUND (–IN
1
)
LATCH ENABLE 1 (+IN
1
)
N/C (+IN
2
)
–V
S
(–IN
2
)
–IN
1
(+V
S
)
+IN
1
(N/C)
1
2
3
4
5
6
7
8
TOP VIEW
(Not to Scale)
16 Q2
OUT
(LATCH ENABLE 1)
15 Q2
OUT
(GROUND)
14 GROUND (Q1
OUT
)
13
LATCH ENABLE 2 (Q1
OUT
)
+V
S
+IN
–IN
–V
S
1
2
3
4
TOP VIEW
(Not to Scale)
8
7
6
5
Q
OUT
Q
OUT
GROUND
LATCH
ENABLE
12 N/C (Q2
OUT
)
11 +V
S
(Q2
OUT
)
10 –IN
2
(GROUND)
9
+IN
2
(LATCH ENABLE 2)
AD9698KN/KQ/TQ
[AD9698KR/TZ PINOUTS SHOWN IN ( )]
AD9696KN/KR/KQ/TQ/TZ
Name
Q1
OUT
Q1
OUT
GROUND
LATCH
ENABLE 1
Function
One of two complementary outputs. Q1
OUT
will be at logic HIGH if voltage at +IN
1
is greater than voltage at
–IN
1
and LATCH ENABLE 1 is at logic LOW.
One of two complementary outputs. Q1
OUT
will be at logic HIGH if voltage at –IN
1
is greater than voltage at
+IN
1
and LATCH ENABLE 1 is at logic LOW.
Analog and digital ground return. All GROUND pins should be connected together and to a low impedance
ground plane near the comparator.
Output at Q1
OUT
will track differential changes at the inputs when LATCH ENABLE 1 is at logic LOW.
When LATCH ENABLE 1 is at logic HIGH, the output at Q1
OUT
will reflect the input state at the application of
the latch command, delayed by the Latch Enable Setup Time (t
S
). Since the architecture of the input stage (see
block diagram) is faster than the logic of the latch stage, data will typically be latched if applied to the comparator(s)
within 1.7 ns after the latch. This is the Setup Time (t
S
); for guaranteed performance, t
S
must be 3 ns.
No internal connection to comparator.
Negative power supply connection; nominally –5.2 V.
Inverting input of differential input stage for Comparator #1.
Noninverting input of differential input stage for Comparator #1.
Noninverting input of differential input stage for Comparator #2.
Inverting input of differential input stage for Comparator #2.
Positive power supply connection; nominally +5 V.
Output at Q2
OUT
will track differential changes at the inputs when LATCH ENABLE 2 is at logic LOW.
When LATCH ENABLE 2 is at logic HIGH, the output at Q2
OUT
will reflect the input state at the application of
the latch command, delayed by the Latch Enable Setup Time (t
S
). Since the architecture of the input stage (see
block diagram) is faster than the logic of the latch stage, data will typically be latched if applied to the comparator(s)
within 1.7 ns after the latch. This is the Setup Time (t
S
); for guaranteed performance, t
S
must be 3 ns.
One of two complementary outputs. Q2
OUT
will be at logic HIGH if voltage at –IN
2
is greater than voltage at
+IN
2
and LATCH ENABLE 2 is at logic LOW.
One of two complementary outputs. Q2
OUT
will be at logic HIGH if voltage at +IN
2
is greater than voltage at
–IN
2
and LATCH ENABLE 2 is at logic LOW.
N/C
–V
S
–IN
1
+IN
1
+IN
2
–IN
2
+V
S
LATCH
ENABLE 2
Q2
OUT
Q2
OUT
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD9696/AD9698 features proprietary ESD protection circuitry, permanent dam-
age may occur on devices subjected to high energy electrostatic discharges. Therefore, proper
ESD precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
–4–
REV. B
AD9696/AD9698
LATCH
ENABLE
LATCH
COMPARE
V
OS
TWO DIODES
ABOVE GROUND
t
H
DIFFERENTIAL
INPUT VOLTAGE
V
IN
t
PW (E)
t
S
V
OD
Q
50%
t
PD
t
PD (E)
Q
50%
t
S
– MINIMUM SETUP TIME (Typically 1.7ns)
t
H
– MINIMUM HOLD TIME (Typically 1.9ns)
t
PD
– INPUT TO OUTPUT DELAY
t
PD (E)
– LATCH ENABLE TO OUTPUT DELAY
t
PW (E)
– MINIMUM LATCH ENABLE PULSE WIDTH (Typically 2.5ns)
V
OS
– INPUT OFFSET VOLTAGE
V
OD
– OVERDRIVE VOLTAGE
AD9696/AD9698 Timing Diagram
DIE LAYOUT AND MECHANICAL INFORMATION
THEORY OF OPERATION
Die Dimensions AD9696 . . . . . . . . . . . . . 59×71×15 (± 2) mils
AD9698 . . . . . . . . . . . . 79×109×15 (± 2) mils
Pad Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4×4 mils
Metalization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Aluminum
Backing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . None
Substrate Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –V
S
Passivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Nitride
Refer to the block diagram of the AD9696/AD9698 compara-
tors. The AD9696 and AD9698 TTL voltage comparator archi-
tecture consists of five basic stages: input, latch, gain, level shift
and output. Each stage is designed to provide optimal perfor-
mance and make it easy to use the comparators.
The input stage operates with either a single +5-volt supply, or
with a +5-volt supply and a –5.2-volt supply. For optimum
power efficiency, the remaining stages operate with only a single
+5-volt supply. The input stage is an input differential pair
without the customary emitter follower buffers. This configura-
tion increases input bias currents but maximizes the input volt-
age range.
A latch stage allows the most recent output state to be retained
as long as the latch input is held high. In this way, the input to
the comparator can be changed without any change in the out-
put state. As soon as the latch enable input is switched to LOW,
the output changes to the new value dictated by the signal ap-
plied to the input stage.
The gain stage assures that even with small values of input volt-
age, there will be sufficient levels applied to the following stages
to cause the output to switch TTL states as required. A level
shift stage between the gain stage and the TTL output stage
guarantees that appropriate voltage levels are applied from the
gain stage to the TTL output stage.
Only the output stage uses TTL logic levels; this minimum use
of TTL circuits maximizes speed and minimizes power con-
sumption. The outputs are clamped with Schottky diodes to as-
sure that the rising and falling edges of the output signal are
closely matched.
The AD9696 and AD9698 represent the state of the art in high
speed TTL voltage comparators. Great care has been taken to
optimize the propagation delay dispersion performance. This as-
sures that the output delays will remain constant despite varying
levels of input overdrive. This characteristic, along with closely
matched rising and falling outputs, provides extremely consis-
tent results at previously unattainable speeds.
REV. B
–5–
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

AD9698TQ Related Products

AD9698TQ AD9698KN AD9698KQ AD9696KR AD9698KR AD9696KQ
Description IC DUAL COMPARATOR, 3000 uV OFFSET-MAX, CDIP16, CERDIP-16, Comparator IC DUAL COMPARATOR, 3000 uV OFFSET-MAX, PDIP16, PLASTIC, DIP-16, Comparator IC DUAL COMPARATOR, 3000 uV OFFSET-MAX, CDIP16, CERDIP-16, Comparator IC COMPARATOR, 3000 uV OFFSET-MAX, PDSO8, SOIC-8, Comparator IC DUAL COMPARATOR, 3000 uV OFFSET-MAX, PDSO16, SOIC-16, Comparator IC COMPARATOR, 3000 uV OFFSET-MAX, CDIP8, CERDIP-8, Comparator
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible
Maker ADI ADI ADI ADI ADI ADI
Parts packaging code DIP DIP DIP SOIC SOIC DIP
package instruction CERDIP-16 PLASTIC, DIP-16 CERDIP-16 SOIC-8 SOIC-16 CERDIP-8
Contacts 16 16 16 8 16 8
Reach Compliance Code unknown unknown unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
Amplifier type COMPARATOR COMPARATOR COMPARATOR COMPARATOR COMPARATOR COMPARATOR
Maximum average bias current (IIB) 110 µA 110 µA 110 µA 110 µA 110 µA 110 µA
Maximum bias current (IIB) at 25C 55 µA 55 µA 55 µA 55 µA 55 µA 55 µA
Maximum input offset voltage 3000 µV 3000 µV 3000 µV 3000 µV 3000 µV 3000 µV
JESD-30 code R-GDIP-T16 R-PDIP-T16 R-GDIP-T16 R-PDSO-G8 R-PDSO-G16 R-GDIP-T8
JESD-609 code e0 e0 e0 e0 e0 e0
Negative supply voltage upper limit -7 V -7 V -7 V -7 V -7 V -7 V
Nominal Negative Supply Voltage (Vsup) -5.2 V -5.2 V -5.2 V -5.2 V -5.2 V -5.2 V
Number of functions 2 2 2 1 2 1
Number of terminals 16 16 16 8 16 8
Maximum operating temperature 125 °C 70 °C 70 °C 70 °C 70 °C 70 °C
Package body material CERAMIC, GLASS-SEALED PLASTIC/EPOXY CERAMIC, GLASS-SEALED PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, GLASS-SEALED
encapsulated code DIP DIP DIP SOP SOP DIP
Encapsulate equivalent code DIP16,.3 DIP16,.3 DIP16,.3 SOP8,.25 SOP16,.25 DIP8,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE SMALL OUTLINE SMALL OUTLINE IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED 220 220 NOT SPECIFIED
power supply 5,GND/-5.2 V 5,GND/-5.2 V 5,GND/-5.2 V 5,GND/-5.2 V 5,GND/-5.2 V 5,GND/-5.2 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Nominal response time 4.5 ns 4.5 ns 4.5 ns 4.5 ns 4.5 ns 4.5 ns
Maximum seat height 5.08 mm 5.33 mm 5.08 mm 2.59 mm 1.75 mm 5.08 mm
Maximum slew rate 64 mA 64 mA 64 mA 32 mA 64 mA 32 mA
Supply voltage upper limit 7 V 7 V 7 V 7 V 7 V 7 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO NO NO YES YES NO
technology BIPOLAR BIPOLAR BIPOLAR BIPOLAR BIPOLAR BIPOLAR
Temperature level MILITARY COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE GULL WING GULL WING THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 1.27 mm 1.27 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED 30 30 NOT SPECIFIED
width 7.62 mm 7.62 mm 7.62 mm 3.9 mm 3.9 mm 7.62 mm
length 19.05 mm 20.13 mm 19.05 mm 4.9 mm 9.9 mm -

Recommended Resources

Precision full wave rectifier

Telephone connect hold key circuit

Gas and vapor detector circuit diagram

Sound-activated bistable electronic switch circuit

Internal circuit and pins of MK5087

Computer motherboard circuit diagram 820 2_16

Image frequency suppression measurement
It is a specification for the receiver portion of an RF transceiver. For example, we need to measure the image frequency rejection of a C-band downconverter operating at an input frequency of 3700-420...
btty038 RF/Wirelessly
Texas Instruments OMAP-L138 Development Guide Video Course is now online!
OMAP-L138 is a dual-core SOC with ARM9 and C674x floating-point DSP, which is widely used in handheld devices, industrial control, audio processing and other fields. This course is divided into seven ...
EEWORLD社区 DSP and ARM Processors
NUCLEO_G431RB Review - CRC Calculation
Thanks to EEWORLD and ST for providing development boards, board information address Since I used the development tool of Keil 5.18a, I encountered a problem: the ST-LINK V3 version on the board could...
bigbat stm32/stm8
How to convert brd project file to AD project file?
[i=s]This post was last edited by weiziforever on 2016-10-12 16:27[/i] I am using AD15 and installed cadence16.2. However, when converting, it says "the path variable does not contain the location of ...
weiziforever PCB Design
Calibration method
I bought a 6-axis inertial navigation module with high-precision gyro accelerometer mpu6050, but I don't know how to calibrate it. Does anyone know about this?...
玻璃窗下的阳光 Sensor
Please help me explain this circuit schematic, how it works, and where each module is.
Please take a look...
中科绿能 Circuit Observation Room
Shortcut:   S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components

  1. ELM328P
  2. 325225-11-0
  3. MF1/2CCT52R1473F
  4. FST3050
  5. ERJ6RQJ5R6V
  6. MTN07P1495
  7. TMP320C6726BGDHA275
  8. TOMCT16011692AT0
  9. 3DD13002B
  10. A2501H-17P
  11. CR2010F9K10E04Z
  12. 0402WGF1783TCE

Popular Articles

  1. Design of a cost-effective milliohm meter based on STM8 master control
  2. Mobileye's first mass-produced Robotaxi: Based on the NIO ES8, equipped with Chinese-made LiDAR
  3. Global growth in FWA equipment shipments due to Covid-19 lockdowns and shift to home working
  4. Rough Test Method of Cable Fault Tester
  5. Xiaomi's first 4K monitor launched, PANTONE certified, priced at 2,999 yuan
  6. MediaTek will launch 5G millimeter wave mobile chips with Wi-Fi 7 solutions next year
  7. Zao Gao FENG: iOS/iPadOS 15.3 first public beta released/Safari technology preview updated
  8. A Brief Introduction to Soil pH Tester
  9. Fault classification and diagnosis methods for hardware, configuration and programming of PLC systems
  10. Heat dissipation principle of power batteries for new energy vehicles

Technical ResourceMore

  1. \"Circuit Fundamentals\" edited by Wang Huiling
  2. Haier 21F98 (8823 V2.0) memory data
  3. CCD camera technical parameters
  4. Research on signal filtering and denoising based on wavelet transform
  5. Controlling AC Signal Offset and Amplitude Using a Dual-Channel Multiplying DAC and a Single IV Converter
  6. Chapter 5_VHDL_State Machine
  7. Realization of five control paths based on CPLD
  8. OPTI-LOOP architecture reduces output capacitance and improves transient response
  9. M32C_83 pdf
  10. Linux driver development tutorial

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1540  292  2416  2821  317  31  6  49  57  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号