S29CD032J
S29CD016J
S29CL032J
S29CL016J
32/16 Mbit, 2.6/3.3 V, Dual Boot,
Simultaneous Read/Write, Burst Flash
General Description
The Cypress S29CD-J and S29CL-J devices are Floating Gate products fabricated in 110-nm process technology. These burst-
mode Flash devices are capable of performing simultaneous read and write operations with zero latency on two separate banks,
using separate data and address pins. These products can operate up to 75 MHz (32 Mb) or 66 MHz (16 Mb), and use a single V
CC
of 2.5V to 2.75V (S29CD-J) or 3.0V to 3.6V (S29CL-J) that make them ideal for today’s demanding automotive applications.
Distinctive Characteristics
Single 2.6V (S29CD-J) or 3.3V (S29CL-J) for read/program/
erase
110 nm Floating Gate Technology
Simultaneous Read/Write operation with zero latency
x32 Data Bus
Dual Boot Sector Configuration (top and bottom)
Flexible Sector Architecture
– CD016J and CL016J: Eight 2k Double word, Thirty 16k
Double word, and Eight 2k Double Word sectors
– CD032J and CL032J: Eight 2k Double word, Sixty-two 16k
Double Word, and Eight 2k Double Word sectors
VersatileI/O™ control (1.65V to 3.6V)
Programmable Burst Interface
– Linear for 2, 4, and 8 double word burst with wrap around
Secured Silicon Sector that can be either factory or
customer locked
20 year data retention (typical)
Cycling Endurance: 1 million write cycles per sector (typical)
Command set compatible with JEDEC (JC42.4) standard
Supports Common Flash Interface (CFI)
Extended Temperature range
Persistent and Password methods of Advanced Sector
Protection
Unlock Bypass program command to reduce programming
time
ACC input pin to reduce factory programming time
Data Polling bits indicate program and erase operation
completion
Hardware (WP#) protection of two outermost sectors in the
large bank
Ready/Busy (RY/BY#) output indicates data available to
system
Suspend and Resume commands for Program and Erase
Operation
Offered Packages
– 80-pin PQFP
– 80-ball Fortified BGA (13 x 11 mm and 11 x 9mm versions)
– Pb-free package option available
– Known Good Die
Cypress Semiconductor Corporation
Document Number: 002-00948 Rev. *B
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised May 19, 2017
PRELIMINARY
S29CD-J and S29CL-J Flash
Performance Characteristics
Read Access Times
Speed Option (MHz)
Max Asynch. Access Time, ns (t
ACC
)
Max Synch. Burst Access, ns (t
BACC
)
Min Initial Clock Delay (clock cycles)
Max CE# Access Time, ns (t
CE
)
Max OE# Access time, ns (t
OE
)
75
(32 Mb only)
54
8
5
54
20
66
54
8
5
54
20
56
54
8
5
54
20
40
54
8
4
54
20
Current Consumption (Max values)
Continuous Burst Read @ 75 MHz
Program
Erase
Standby Mode
Typical Program and Erase Times
Double Word Programming
Sector Erase
18 µs
1.0 s
90 mA
50 mA
50 mA
60 µA
Notice for the 32Mb S29CD-J and S29CL-J devices only:
Please refer to the application note “Recommended
Mode of Operation for Cypress
®
110 nm S29CD032J/S29CL032J Flash
Memory”
publication number
S29CD-CL032J_Recommend_AN
for programming best practices.
Document Number: 002-00948 Rev. *B
Page 2 of 105
S29CD032J
S29CD016J
S29CL032J
S29CL016J
Contents
1.
1.1
2.
3.
4.
5.
5.1
5.2
5.3
5.4
5.5
5.6
6.
6.1
6.2
6.3
6.4
7.
7.1
8.
8.1
8.2
8.3
8.4
8.5
8.6
8.7
8.8
8.9
9.
9.1
9.2
9.3
9.4
9.5
9.6
Ordering Information
................................................... 4
Valid Combinations ........................................................ 5
Input/Output Descriptions and Logic Symbols.........
6
Block Diagram..............................................................
7
Block Diagram of Simultaneous Read/Write Circuit.
8
Physical Dimensions/Connection Diagrams.............
9
80-Pin PQFP Connection Diagram ................................ 9
PQR080–80-Lead Plastic Quad Flat Package Physical Di-
mensions...................................................................... 10
80-Ball Fortified BGA Connection Diagrams................ 11
Special Package Handling Instructions........................ 11
LAA080–80-ball Fortified Ball Grid Array (13 x 11 mm)
Physical Dimensions.................................................... 12
LAD080–80-ball Fortified Ball Grid Array (11 x 9 mm)
Physical Dimensions.................................................... 13
Additional Resources
................................................
Application Notes .........................................................
Specification Bulletins ..................................................
Hardware and Software Support..................................
Contacting Cypress......................................................
14
14
14
14
14
13. Electrical Specifications.............................................
51
13.1 Absolute Maximum Ratings .......................................... 51
14.
Operating Ranges
....................................................... 52
15. DC Characteristics......................................................
52
15.1 Zero Power Flash.......................................................... 53
16.
Test Conditions
........................................................... 54
17. Test Specifications
..................................................... 54
17.1 Switching Waveforms ................................................... 55
18.
18.1
18.2
18.3
18.4
18.5
18.6
18.7
18.8
18.9
AC Characteristics......................................................
56
V
CC
and V
IO
Power-up.................................................. 56
Asynchronous Operations............................................. 57
Synchronous Operations .............................................. 59
Hardware Reset (RESET#)........................................... 61
Write Protect (WP#) ...................................................... 62
Erase/Program Operations ........................................... 62
Alternate CE# Controlled Erase/Program Operations .. 69
Erase and Programming Performance ......................... 71
PQFP and Fortified BGA Pin Capacitance ................... 71
19. Appendix 1
.................................................................. 72
19.1 Common Flash Memory Interface (CFI) ....................... 72
20. Appendix 2
.................................................................. 76
20.1 Command Definitions.................................................... 76
21.
Revision History..........................................................
80
Product Overview
...................................................... 15
Memory Map ................................................................ 15
Device Operations
..................................................... 21
Device Operation Table ............................................... 22
Asynchronous Read..................................................... 23
Hardware Reset (RESET#).......................................... 23
Synchronous (Burst) Read Mode and Configuration Regis-
ter................................................................................. 24
Autoselect .................................................................... 29
VersatileI/O (V
IO
) Control............................................. 29
Program/Erase Operations .......................................... 30
Write Operation Status................................................. 35
Reset Command .......................................................... 41
Advanced Sector Protection/Unprotection
.............
Advanced Sector Protection Overview ........................
Persistent Protection Bits.............................................
Persistent Protection Bit Lock Bit.................................
Dynamic Protection Bits...............................................
Password Protection Method .......................................
Hardware Data Protection Methods.............................
41
43
43
45
45
46
47
10. Secured Silicon Sector Flash Memory Region
....... 48
10.1 Secured Silicon Sector Protection Bit .......................... 49
10.2 Secured Silicon Sector Entry and Exit Commands...... 49
11.
12.
12.1
12.2
12.3
12.4
Electronic Marking.....................................................
49
Power Conservation Modes......................................
Standby Mode..............................................................
Automatic Sleep Mode.................................................
Hardware RESET# Input Operation.............................
Output Disable (OE#)...................................................
49
49
50
50
50
Document Number: 002-00948 Rev. *B
Page 3 of 89
S29CD032J
S29CD016J
S29CL032J
S29CL016J
1.
Ordering Information
The order number (Valid Combination) is formed by the following:
S29CD032J
S29CL032J
0
J
F
A
I
0
0
0
Packing Type
0 = Tray, FBGA: 180 per tray, min. 10 trays per box
Tray, PQFP: 66 per tray, min. 10 trays per box
2 = 7” Tape and Reel, FBGA: 400 per reel
3 = 13” Tape and Reel, FBGA: 1600 per reel
13” Tape and Reel, PQFP: 500 per reel
Boot Sector Option (16th Character)
0 = Top Boot with Simultaneous Operation
1 = Bottom Boot with Simultaneous Operation
2 = Top Boot without Simultaneous Operation
3 = Bottom Boot without Simultaneous Operation
Autoselect ID Option (15th Character)
0 = 7E, 08, 01/00 Autoselect ID
1 = 7E, 36, 01/00 Autoselect ID
0 = 7E, 46, 01/00 Autoselect ID
0 = 7E, 09, 01/00 Autoselect ID
0 = 7E, 49, 01/00 Autoselect ID
Temperature Range
I = Industrial (–40°C to +85°C)
M = Extended (–40°C to +125°C)
Material Set
A = Standard
F = Pb-free Option
Package Type
Q = Plastic Quad Flat Package (PQFP)
F = Fortified Ball Grid Array, 1.0 mm pitch package, 13 x 11 mm package
B = Fortified Ball Grid Array, 1.0 mm pitch package, 11 x 9 mm package
Clock Frequency (11th Character)
J = 40 MHz
M = 56 MHz
P = 66 MHz
R = 75 MHz
Initial Burst Access Delay (10th Character)
0 = 5-1-1-1, 6-1-1-1, and above
1 = 4-1-1-1 (40 MHz only)
S29CD016J only
S29CL016J only
S29CD032J only
S29CL032J only
Device Number/Description
S29CD032J/S29CD016J (2.5 volt-only), S29CL032J/S29CL016J (3.3 volt-only)
32 or 16 Megabit (1M or 512k x 32-Bit) CMOS Burst Mode, Dual Boot, Simultaneous Read/
Write Flash Memory
Manufactured on 110 nm floating gate technology
Document Number: 002-00948 Rev. *B
Page 4 of 89
S29CD032J
S29CD016J
S29CL032J
S29CL016J
1.1
Valid Combinations
Valid Combinations lists configurations planned to be supported in volume for this device. Consult your local sales office to confirm
availability of specific valid combinations and to check on newly released combinations.
S29CD-J/CL-J Valid Combinations
Device
Number
Clock
Initial Burst Frequenc Packag Materi Temperatu
y
e Type al Set re Range
Access Delay
0, 1
S29CD01
6J
0
0, 1
S29CL01
6J
0
0, 1
M, P
J
M, P
S29CD03
2J
0
R
B, F
0, 1
J
M, P
S29CL03
2J
0
R
B, F
Notes:
1. The ordering part number that appears on BGA packages omits the leading “S29”.
2. Contact factory for availability.
Autoselect
ID Option
Boot
Sector
Option
Packin
g Type
0, 3
0, 2, 3
0, 3
0, 2, 3
0, 3
0, 2, 3
0, 3
0, 2, 3
0, 3
0, 2, 3
0, 3
0, 2, 3
J
M, P
J
Q
B, F
Q
B, F
Q
B, F
Q
B, F
Q
B, F
Q
B, F
Q
0
A, F
I, M
0, 1
(2)
2, 3
0, 1
(2)
2, 3
0, 1, 2, 3
0, 1
0, 3
0, 2, 3
0, 3
Q
B, F
Q
B, F
Q
0, 1
(2)
2, 3
0, 1
(2)
2, 3
0, 1, 2, 3
0, 2, 3
0, 3
0, 2, 3
0, 3
0, 2, 3
Document Number: 002-00948 Rev. *B
Page 5 of 89
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
