EEWORLDEEWORLDEEWORLD

Part Number

Search

UT54ACS85-UVXR

Description
Magnitude Comparator, AC Series, 4-Bit, True Output, CMOS, CDFP16, FP-16
Categorylogic    logic   
File Size77KB,6 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

UT54ACS85-UVXR Overview

Magnitude Comparator, AC Series, 4-Bit, True Output, CMOS, CDFP16, FP-16

UT54ACS85-UVXR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerCobham PLC
package instructionFP-16
Reach Compliance Codeunknown
Other featuresCASCADABLE
seriesAC
JESD-30 codeR-CDFP-F16
JESD-609 codee0
Logic integrated circuit typeMAGNITUDE COMPARATOR
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Encapsulate equivalent codeFL16,.3
Package shapeRECTANGULAR
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
propagation delay (tpd)22 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
total dose100k Rad(Si) V
width6.731 mm
UT54ACS85/UT54ACTS85
Radiation-Hardened
4-Bit Comparators
FEATURES
radiation-hardened CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
DESCRIPTION
The UT54ACS85 and the UT54ACTS85 are 4-bit magnitude
comparators that perform comparison of straight binary and
straight BCD (8-4-2-1) codes. Three fully decoded decisions
about two 4-bit words (A, B) are made and are externally avail-
able at three outputs. Devices are fully expandable to any num-
ber of bits without external gates. The cascading paths of the
devices are implemented with only a two-gate-level delay to
reduce overall comparison times for long words. An alternate
method of cascading which further reduces the comparison time
is shown in the typical application data.
The devices are characterized over full military temperature
range of -55 C to +125 C.
LOGIC SYMBOL
A0
A1
A2
A3
(A<B)IN
(A=B)IN
(A>B)IN
B0
B1
B2
B3
(10)
(12)
(13)
(15)
(2)
(3)
(4)
(9)
(11)
(14)
(1)
3
<
=
>
0
B
A
<
=
>
(7)
(6)
(5)
(A<B)OUT
(A=B)OUT
(A>B)OUT
COMP
0
3
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
PINOUTS
16-Pin DIP
Top View
B3
(A<B)IN
(A=B)IN
(A>B)IN
(A>B)OUT
(A=B)OUT
(A<B)OUT
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
A3
B2
A2
A1
B1
A0
B0
16-Lead Flatpack
Top View
B3
(A<B)IN
(A=B)IN
(A>B)IN
(A>B)OUT
(A=B)OUT
(A<B)OUT
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
A3
B2
A2
A1
B1
A0
B0
51
RadHard MSI Logic
MSP430 ADC acquisition filter
Placeholder 1 /* Weighted average filter */2static unsigned char coe[13] = {1,2,3,4,5,6,7,8,9,10,11,12,13};3static unsigned int coeSum= 1+2+3+4+5+6+7+8+9+10+11+12+13;4unsigned long temp = 0;56for (i =...
fish001 Microcontroller MCU
Testbench
//testbench for vgasdram `timescale 1ns/1ns module tb_m4kram; reg clk; //system clock, 50MHz reg rst_n; //reset signal, low level valid reg wren; //RAM write enable signal, high means write reg[11:0] ...
火箭_1991 FPGA/CPLD
Zigbee wireless transparent transmission has achieved one-to-one, point-to-multipoint? ? ? Please guide me
~~Waiting online~~ Please give me some advice!!!...
anday RF/Wirelessly
Basic requirements for wiring in high-speed PCB design
Conventional PCB routing in high-speed PCB design has the following basic requirements: (1) The rectangular pad lead of QFP, SOP and other packages should be led out from the center of the PIN (genera...
高速PCB设计 Integrated technical exchanges
Share the revised FPGA development board design, welcome everyone to criticize
The full text continues from the last time. Three months after I helped the teacher draw an experimental board, the test has passed and the effect is pretty good, but the board lacks a human-machine i...
fsyicheng FPGA/CPLD
Why is the Chinese text in my controlSUITE garbled? How to solve it?
As shown in the picture....
qinkaiabc Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1101  108  768  212  1704  23  3  16  5  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号