EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-18-FREQ1-15J3CE

Description
Parallel - 3Rd Overtone Quartz Crystal, 27MHz Min, 32MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-18-FREQ1-15J3CE Overview

Parallel - 3Rd Overtone Quartz Crystal, 27MHz Min, 32MHz Max, ROHS COMPLIANT PACKAGE-2

LP49-18-FREQ1-15J3CE Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level1000 µW
frequency stability0.01%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency32 MHz
Minimum operating frequency27 MHz
Maximum operating temperature60 °C
Minimum operating temperature
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance100 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
STM8L152USART issue
The register settings are as follows:SYSCFG_RMPCR1|=0x10; //TX is on PA2 RX is on PA3USART1_BRR1 = 0x68;USART1_BRR2 = 0x03;USART1_CR2 = 0x28;USART1_CR3 = 0x08;After running, the transmit data port is ...
gxywin stm32/stm8
Pagefault problem of vxworks
0x00000000, 0x000000000,0x000000000,0x000000000 Program Count ;0x000000000 Cpde Selector: 0x00000008 Eflags Register : 0x00010202 Error Code ; 0x00310000 Page fault Addr: 0xffffffff Task: 0x7bfe684 “m...
staraa Real-time operating system RTOS
DSP Talent
Looking for DSP chip development QQ693949100 [[i] This post was last edited by Mr. Zhang on 2008-10-9 09:09 [/i]]...
张先生 Recruitment
WinCE Bootloader Compilation Issue
Recently, I have been playing with WinCE Bootloader according to the steps of MSDN. I used the command line to compile according to its standard process, but found that it could not compile at all, an...
whereis Embedded System
am335x mpu 1G main frequency problem
NAND read: device 0 offset 0x280000, size 0x300000 3145728 bytes read: OK ## Booting kernel from Legacy Image at 80200000 ... Image Name: Linux-3.2.0 Image Type: ARM Linux Kernel Image (uncompressed) ...
liqin DSP and ARM Processors
PCB layout rules for PCI cards
The wiring of PCI cards is very particular, which is determined by the characteristics of PCI signals. In conventional high-frequency digital circuit design, we always try to avoid signal reflection, ...
songrisi PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1135  298  1625  1209  146  23  6  33  25  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号