LP3984ITPX-1.8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> LP3984ITPX-1.8

LP3984ITPX-1.8: DescriptionIC VREG 1.8 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PBGA4, 0.500 MM HEIGHT, MICRO, BUMP, SMD-4, Fixed Positive Single Output LDO Regulator; CategoryPower/power management The power supply circuit; File Size324KB，12 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com; Environmental Compliance

Stay tuned Parametric Compare

LP3984ITPX-1.8 Overview

IC VREG 1.8 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PBGA4, 0.500 MM HEIGHT, MICRO, BUMP, SMD-4, Fixed Positive Single Output LDO Regulator

LP3984ITPX-1.8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	National Semiconductor（TI ）
package instruction	VFBGA, BGA4,2X2,20
Reach Compliance Code	compliant
ECCN code	EAR99
Adjustability	FIXED
Maximum drop-back voltage 1	0.12 V
Maximum absolute input voltage	6.5 V
Maximum input voltage	6 V
Minimum input voltage	2.5 V
JESD-30 code	R-PBGA-B4
JESD-609 code	e1
length	0.98 mm
Maximum grid adjustment rate	0.0054%
Maximum load regulation	0.0054%
Humidity sensitivity level	1
Number of functions	1
Output times	1
Number of terminals	4
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-40 °C
Maximum output current 1	0.15 A
Maximum output voltage 1	1.836 V
Minimum output voltage 1	1.764 V
Nominal output voltage 1	1.8 V
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Encapsulate equivalent code	BGA4,2X2,20
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	0.575 mm
surface mount	YES
technology	CMOS
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	0.5 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	40
Maximum voltage tolerance	2%
width	0.879 mm

LP3984ITPX-1.8 Related Products

	LP3984ITPX-1.8	LP3984ITP-2.9
Description	IC VREG 1.8 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PBGA4, 0.500 MM HEIGHT, MICRO, BUMP, SMD-4, Fixed Positive Single Output LDO Regulator	IC VREG 2.9 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PBGA4, 0.500 MM HEIGHT, MICRO, BUMP, SMD-4, Fixed Positive Single Output LDO Regulator
Is it Rohs certified?	conform to	incompatible
Maker	National Semiconductor（TI ）	National Semiconductor（TI ）
package instruction	VFBGA, BGA4,2X2,20	0.500 MM HEIGHT, MICRO, BUMP, SMD-4
Reach Compliance Code	compliant	_compli
ECCN code	EAR99	EAR99
Adjustability	FIXED	FIXED
Maximum drop-back voltage 1	0.12 V	0.12 V
Maximum absolute input voltage	6.5 V	6.5 V
Maximum input voltage	6 V	6 V
Minimum input voltage	2.5 V	2.5 V
JESD-30 code	R-PBGA-B4	R-PBGA-B4
JESD-609 code	e1	e0
length	0.98 mm	0.98 mm
Maximum grid adjustment rate	0.0054%	0.0048%
Maximum load regulation	0.0054%	0.0087%
Humidity sensitivity level	1	1
Number of functions	1	1
Output times	1	1
Number of terminals	4	4
Working temperatureTJ-Max	125 °C	125 °C
Maximum output current 1	0.15 A	0.15 A
Maximum output voltage 1	1.836 V	2.958 V
Minimum output voltage 1	1.764 V	2.842 V
Nominal output voltage 1	1.8 V	2.9 V
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VFBGA	VFBGA
Encapsulate equivalent code	BGA4,2X2,20	BGA4,2X2,20
Package shape	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
method of packing	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	260
Certification status	Not Qualified	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	0.575 mm	0.575 mm
surface mount	YES	YES
technology	CMOS	CMOS
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Lead (Sn63Pb37)
Terminal form	BALL	BALL
Terminal pitch	0.5 mm	0.5 mm
Terminal location	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	40	40
Maximum voltage tolerance	2%	2%
width	0.879 mm	0.879 mm

Recommended Resources

Low power timer circuit

Several basic bias circuits for field effect transistors - fixed bias circuits

STK3042 power amplifier circuit diagram

TV UV channel converter

High output voltage integrated regulated power supply composed of CW137

Internal structure diagram of R series IGBT-IPM

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components