SL4J-67201AV-40/883 datasheet, PDF

SL4J-67201AV-40/883: DescriptionFIFO, 512X9, 40ns, Asynchronous, CMOS, CQCC32; Categorystorage storage; File Size826KB，17 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

SL4J-67201AV-40/883 Overview

FIFO, 512X9, 40ns, Asynchronous, CMOS, CQCC32

Parameter Name	Attribute value
Maker	Atmel (Microchip)
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	40 ns
period time	50 ns
JESD-30 code	R-CQCC-N32
memory density	4608 bit
memory width	9
Number of functions	1
Number of terminals	32
word count	512 words
character code	512
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	512X9
Exportable	NO
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	NO LEAD
Terminal location	QUAD

SPI communication problem of AT89c5131: Does anyone know where to put the data to be sent? MOV A, data 1 to be sent MOV R0, A MOV A, data 2 to be sent MOV R1, A ... How to open SPI with CALL? If you know, please tell me....; lynker Embedded System

EEWORLD University ---- Introduction to Digital Video Software Development Kit (DVSDK): Introduction to Digital Video Software Development Kit (DVSDK) : https://training.eeworld.com.cn/course/477...; chenyy MCU

Talk about standards such as DMX512: Talk about standards like DMX512. Are there any specific files that can be downloaded?...; 雨天等放晴 Embedded System

Simple explanation of the principle of DDS in FPGA: [i=s]This post was last edited by Jacktang on 2019-4-12 09:06[/i] [size=4]DDS (Direct Digital Synthesizer) is a digital synthesizer. It can easily achieve frequency, phase, and amplitude control by mo...; Jacktang DSP and ARM Processors

TPS75733: [i=s]This post was last edited by ltbytyn on 2014-8-14 22:57[/i] [b]Single output LDO, 3.0A, fixed voltage (3.3V), fast transient response, low quiescent current [/b]...; ltbytyn Analogue and Mixed Signal

MIF file generation (for DDS): MIF file generation (for DDS)...; yuanpei0208 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components