531GA100M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531GA100M000DGR

531GA100M000DGR: DescriptionCMOS Output Clock Oscillator, 100MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531GA100M000DGR Overview

CMOS Output Clock Oscillator, 100MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531GA100M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	100 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Common base transistor amplifier unit circuit a

STK0059 audio IC circuit diagram

Light-controlled thyristor non-self-locking photosensitive relay

Gree ZTP-75A dual-function electronic disinfection cabinet circuit diagram

Revolution detection circuit

Computer motherboard circuit diagram 810 2_21

WINCE's GetProcessMemoryInfo function cannot be used, why?: As the title says. Or if I want to know the physical memory status of each process, is there a way?...; 雾海飘香 Embedded System

How to share WINCE IST data with applications?: How can I share WINCE IST data with applications? I used to use deviceiocontrol, which was ok. But now my SPI driver reads data through interrupts. The application wants to get this data. How can I gi...; lixingwenedu Embedded System

Looking for switching power supply design solutions for power protection equipment for a fee!: Supports AC and DC input, output +24V, +5V (2 independent channels), +15V, -15V, high efficiency, advanced technology, high quality output voltage, stable and reliable, with protection measures and po...; c981102 Power technology

Key points for designing the PWM function of the AVR timer counter (transfer/share): 1. Key points of timer/counter PWM design According to the characteristics of PWM, the following points should be noted when using the ATmega128 timer/counter to design output PWM: 1. First, the PWM f...; FZHIJIAN Embedded System

Application skills/Using 68HC908GP32 single-chip microcomputer to realize EPP enhanced parallel port interface technology: Abstract : This paper introduces several operation modes of computer parallel port, and gives several schemes for realizing EPP interface design; it focuses on the implementation of EPP interface desi...; rain MCU

How to deal with the relationship between playing games and studying: ESR's article also said that hackers have some special hobbies, and they are often non-rational hobbies. Maybe they need to change their minds. A typical example is Stevens, who died in a glider accid...; 开药方 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components