EEWORLDEEWORLDEEWORLD

Part Number

Search

K4S56323LF-FN1L0

Description
Synchronous DRAM, 8MX32, 7ns, CMOS, PBGA90, FBGA-90
Categorystorage    storage   
File Size141KB,12 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric View All

K4S56323LF-FN1L0 Overview

Synchronous DRAM, 8MX32, 7ns, CMOS, PBGA90, FBGA-90

K4S56323LF-FN1L0 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerSAMSUNG
Parts packaging codeBGA
package instructionTFBGA,
Contacts90
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time7 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PBGA-B90
length13 mm
memory density268435456 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width32
Number of functions1
Number of ports1
Number of terminals90
word count8388608 words
character code8000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
organize8MX32
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)240
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width8 mm
K4S56323LF - F(H)E/N/S/C/L/R
2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA
FEATURES
• VDD/VDDQ = 2.5V/2.5V
• LVCMOS compatible with multiplexed address.
• Four banks operation.
• MRS cycle with address key programs.
-. CAS latency (1, 2 & 3).
-. Burst length (1, 2, 4, 8 & Full page).
-. Burst type (Sequential & Interleave).
• EMRS cycle with address key programs.
• All inputs are sampled at the positive going edge of the system
clock.
• Burst read single-bit write operation.
• Special Function Support.
-. PASR (Partial Array Self Refresh).
-. Internal TCSR (Temperature Compensated Self Refresh)
• DQM for masking.
• Auto refresh.
64ms refresh period (4K cycle).
Commercial Temperature Operation (-25°C ~ 70°C).
Extended Temperature Operation (-25°C ~ 85°C).
90Balls FBGA ( -FXXX -Pb, -HXXX -Pb Free).
Mobile-SDRAM
GENERAL DESCRIPTION
The K4S56323LF is 268,435,456 bits synchronous high data
rate Dynamic RAM organized as 4 x 2,097,152 words by 32 bits,
fabricated with SAMSUNG’s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock and I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst lengths and programmable latencies allow the same
device to be useful for a variety of high bandwidth and high per-
formance memory system applications.
ORDERING INFORMATION
Part No.
K4S56323LF-F(H)E/N/S/C/L/R60
K4S56323LF-F(H)E/N/S/C/L/R75
K4S56323LF-F(H)E/N/S/C/L/R1H
K4S56323LF-F(H)E/N/S/C/L/R1L
Max Freq.
166MHz(CL=3)
133MHz(CL=3),111MHz(CL=2)
111MHz(CL=2)
111MHz(CL=3)*1
LVCMOS
90 FBGA Pb
(Pb Free)
Interface
Package
- F(H)E/N/S : Normal/Low/Super Low Power, Extended Temperature(-25°C ~ 85°C)
- F(H)C/L/R : Normal/Low/Super Low Power, Commercial Temperature(-25°C ~ 70°C)
NOTES :
1. In case of 40MHz Frequency, CL1 can be supported.
2. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake.
Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific pur
pose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.
1
May 2004
[Help] Regarding the time it takes to erase the entire chip of AT45DB161D
How long does it take to erase the entire chip of AT45DB161D? I measured that it takes 20 to 30 seconds. Is that normal? What does TBD mean in tCE Chip Erase Time TBD s in the data sheet? Thank you...
铅笔画童年 stm32/stm8
Electronic Engineering World Power Management Special Topic - Presenting a Portable Product Power Management Feast to All Friends
[color=red][b] Friends, if you have wonderful and unique insights, please share them with us. If you are confused and stuck, please let us guide you. Come on, as the elites in the electronics industry...
亲善大使 Suggestions & Announcements
Several questions about the antenna part of the wireless routing design schematic
I'm learning about wireless router design recently. I downloaded the schematic diagram of the "4-layer PCB board design competition" from the forum to study and observe. When I learned about the anten...
k_depeng RF/Wirelessly
Thumb multiple register data access instructions
[align=left]Of the Thumb multiple register data access instructions, LDM and STM store any subset of the registers in the range R0 to R7 from memory and to memory. The PUSH and POP instructions implem...
sunplusedu2012a Linux and Android
Has anyone made any fun DIY stuff using TI's Stellaris?
Let's see what DIY stuff everyone uses M3 for.Completed or in progress in my own free time. . . . . . . . . . . . . . . . ....
蓝雨夜 Microcontroller MCU
Design issues of vehicle navigation system based on DSP
[i=s] This post was last edited by Aguilera on 2018-9-23 16:55 [/i] [color=#222222] The digital signal microprocessor DSP has the functions of high-speed operation and data processing. With its advant...
Aguilera DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1138  1643  1889  1795  227  23  34  39  37  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号