EEWORLDEEWORLDEEWORLD

Part Number

Search

PALCE20V8H-20/BLA

Description
EE PLD, 20ns, PAL-Type, CMOS, CDIP24, 0.300 INCH, SKINNY, CERAMIC, DIP-24
CategoryProgrammable logic devices    Programmable logic   
File Size1MB,34 Pages
ManufacturerAMD
Websitehttp://www.amd.com
Download Datasheet Parametric Compare View All

PALCE20V8H-20/BLA Overview

EE PLD, 20ns, PAL-Type, CMOS, CDIP24, 0.300 INCH, SKINNY, CERAMIC, DIP-24

PALCE20V8H-20/BLA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAMD
Parts packaging codeDIP
package instructionDIP, DIP24,.3
Contacts24
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Other featuresPROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET
ArchitecturePAL-TYPE
maximum clock frequency33.3 MHz
JESD-30 codeR-CDIP-T24
JESD-609 codee0
length31.9405 mm
Dedicated input times12
Number of I/O lines8
Number of entries20
Output times8
Number of product terms64
Number of terminals24
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize12 DEDICATED INPUTS, 8 I/O
Output functionMACROCELL
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Programmable logic typeEE PLD
propagation delay20 ns
Certification statusNot Qualified
Filter level38535Q/M;38534H;883B
Maximum seat height5.08 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm

PALCE20V8H-20/BLA Related Products

PALCE20V8H-20/BLA PALCE20V8H-15E4/B3A PALCE20V8H-15E4/BLA PALCE20V8H-20E4/B3A PALCE20V8H-20/B3A PALCE20V8H-25/B3A PALCE20V8H-20E4/BLA PALCE20V8H-25/BLA PALCE20V8H-25E4/B3A PALCE20V8H-25E4/BLA
Description EE PLD, 20ns, PAL-Type, CMOS, CDIP24, 0.300 INCH, SKINNY, CERAMIC, DIP-24 EE PLD, 15ns, PAL-Type, CMOS, CQCC28, CERAMIC, LCC-28 EE PLD, 15ns, PAL-Type, CMOS, CDIP24, 0.300 INCH, SKINNY, CERAMIC, DIP-24 EE PLD, 20ns, PAL-Type, CMOS, CQCC28, CERAMIC, LCC-28 EE PLD, 20ns, PAL-Type, CMOS, CQCC28, CERAMIC, LCC-28 EE PLD, 25ns, PAL-Type, CMOS, CQCC28, CERAMIC, LCC-28 EE PLD, 20ns, PAL-Type, CMOS, CDIP24, 0.300 INCH, SKINNY, CERAMIC, DIP-24 EE PLD, 25ns, PAL-Type, CMOS, CDIP24, 0.300 INCH, SKINNY, CERAMIC, DIP-24 EE PLD, 25ns, PAL-Type, CMOS, CQCC28, CERAMIC, LCC-28 EE PLD, 25ns, PAL-Type, CMOS, CDIP24, 0.300 INCH, SKINNY, CERAMIC, DIP-24
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code DIP QLCC DIP QLCC QLCC QLCC DIP DIP QLCC DIP
package instruction DIP, DIP24,.3 QCCN, LCC28,.45SQ DIP, DIP24,.3 QCCN, LCC28,.45SQ QCCN, LCC28,.45SQ QCCN, LCC28,.45SQ DIP, DIP24,.3 DIP, DIP24,.3 QCCN, LCC28,.45SQ DIP, DIP24,.3
Contacts 24 28 24 28 28 28 24 24 28 24
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown unknown unknown
ECCN code 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C
Other features PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET
Architecture PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE
maximum clock frequency 33.3 MHz 41.6 MHz 41.6 MHz 33.3 MHz 33.3 MHz 25 MHz 33.3 MHz 25 MHz 25 MHz 25 MHz
JESD-30 code R-CDIP-T24 S-CQCC-N28 R-CDIP-T24 S-CQCC-N28 S-CQCC-N28 S-CQCC-N28 R-CDIP-T24 R-CDIP-T24 S-CQCC-N28 R-CDIP-T24
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0 e0 e0
length 31.9405 mm 11.43 mm 31.9405 mm 11.43 mm 11.43 mm 11.43 mm 31.9405 mm 31.9405 mm 11.43 mm 31.9405 mm
Dedicated input times 12 12 12 12 12 12 12 12 12 12
Number of I/O lines 8 8 8 8 8 8 8 8 8 8
Number of entries 20 20 20 20 20 20 20 20 20 20
Output times 8 8 8 8 8 8 8 8 8 8
Number of product terms 64 64 64 64 64 64 64 64 64 64
Number of terminals 24 28 24 28 28 28 24 24 28 24
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
organize 12 DEDICATED INPUTS, 8 I/O 12 DEDICATED INPUTS, 8 I/O 12 DEDICATED INPUTS, 8 I/O 12 DEDICATED INPUTS, 8 I/O 12 DEDICATED INPUTS, 8 I/O 12 DEDICATED INPUTS, 8 I/O 12 DEDICATED INPUTS, 8 I/O 12 DEDICATED INPUTS, 8 I/O 12 DEDICATED INPUTS, 8 I/O 12 DEDICATED INPUTS, 8 I/O
Output function MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP QCCN DIP QCCN QCCN QCCN DIP DIP QCCN DIP
Encapsulate equivalent code DIP24,.3 LCC28,.45SQ DIP24,.3 LCC28,.45SQ LCC28,.45SQ LCC28,.45SQ DIP24,.3 DIP24,.3 LCC28,.45SQ DIP24,.3
Package shape RECTANGULAR SQUARE RECTANGULAR SQUARE SQUARE SQUARE RECTANGULAR RECTANGULAR SQUARE RECTANGULAR
Package form IN-LINE CHIP CARRIER IN-LINE CHIP CARRIER CHIP CARRIER CHIP CARRIER IN-LINE IN-LINE CHIP CARRIER IN-LINE
power supply 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Programmable logic type EE PLD EE PLD EE PLD EE PLD EE PLD EE PLD EE PLD EE PLD EE PLD EE PLD
propagation delay 20 ns 15 ns 15 ns 20 ns 20 ns 25 ns 20 ns 25 ns 25 ns 25 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Filter level 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B
Maximum seat height 5.08 mm 2.54 mm 5.08 mm 2.54 mm 2.54 mm 2.54 mm 5.08 mm 5.08 mm 2.54 mm 5.08 mm
Maximum supply voltage 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO YES NO YES YES YES NO NO YES NO
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE NO LEAD THROUGH-HOLE NO LEAD NO LEAD NO LEAD THROUGH-HOLE THROUGH-HOLE NO LEAD THROUGH-HOLE
Terminal pitch 2.54 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm 2.54 mm
Terminal location DUAL QUAD DUAL QUAD QUAD QUAD DUAL DUAL QUAD DUAL
width 7.62 mm 11.43 mm 7.62 mm 11.43 mm 11.43 mm 11.43 mm 7.62 mm 7.62 mm 11.43 mm 7.62 mm
Maker AMD - - AMD AMD AMD AMD AMD AMD AMD
Talking about key programming
[align=center]Talk about key programming[/align][align=left] [/align][align=left] [/align][align=left][size=4] [/size][/align][align=left][size=4]For a system composed of a single-chip microcomputer a...
tiankai001 Download Centre
Professional PCB Prototyping
It is said that salesmen have high salaries, but I find that salesmen are really hard. It is so hard to expand customers. If there are many orders in a month, it is okay. If there are fewer orders, I ...
gqq890611 MCU
IC package naming convention
[font=Arial][b]1. BGA (ball grid array) [/b] is a type of surface mount package. Ball bumps are made on the back of the printed circuit board in an array to replace the pins. The LSI chip is mounted o...
天天向上 PCB Design
Driving LCD with FPGA
I'm working on a project about FPGA recently, but I don't have any idea how to drive a 1602 LCD. Has anyone done this before? Can you give me some ideas or some guidance? Thank you very much! !...
maihy1985 Embedded System
EEWORLD University Hall----Live Preview: Xilinx and Avnet's technical solutions in ADAS/AD
Live broadcast preview: Xilinx and Avnet's technical solutions for ADAS/AD : https://training.eeworld.com.cn/course/4488...
phantom7 Integrated technical exchanges
Tell us what sports you like and are good at.
Running for more than 5 kilometers in one breath counts. Swimming, cycling, and mountain climbing all count, but it’s best if you can be better than someone who has never practiced. Ball games such as...
高员外 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1748  1404  1911  481  771  36  29  39  10  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号