EEWORLDEEWORLDEEWORLD

Part Number

Search

CDR02BP221BKMP

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 10% +Tol, 10% -Tol, BP, 30ppm/Cel TC, 0.00022uF, Surface Mount, 1805, CHIP
CategoryPassive components    capacitor   
File Size39KB,2 Pages
ManufacturerAVX
Download Datasheet Parametric View All

CDR02BP221BKMP Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 10% +Tol, 10% -Tol, BP, 30ppm/Cel TC, 0.00022uF, Surface Mount, 1805, CHIP

CDR02BP221BKMP Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
package instruction, 1805
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.00022 µF
Capacitor typeCERAMIC CAPACITOR
Custom functionsTAPE & REEL AVAILABLE UPON REQUEST
dielectric materialsCERAMIC
high1.397 mm
JESD-609 codee4
length4.572 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance10%
Rated (DC) voltage (URdc)100 V
GuidelineMIL-PRF-55681
size code1805
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfacePalladium/Silver (Pd/Ag)
Terminal shapeWRAPAROUND
width1.27 mm
MIL-PRF-55681/Chips
Part Number Example
CDR01 thru CDR06
MILITARY DESIGNATION PER MIL-PRF-55681
Part Number Example
L
W
D
t
CDR01
MIL Style
Voltage-temperature
Limits
BP
101
B
K
S
M
T
Capacitance
Rated Voltage
Capacitance Tolerance
Termination Finish
Failure Rate
NOTE: Contact factory for availability of Termination and Tolerance Options for
Specific Part Numbers.
MIL Style:
CDR01, CDR02, CDR03, CDR04, CDR05,
CDR06
Voltage Temperature Limits:
BP = 0 ± 30 ppm/°C without voltage; 0 ± 30 ppm/°C with
rated voltage from -55°C to +125°C
BX = ±15% without voltage; +15 –25% with rated voltage
from -55°C to +125°C
Capacitance:
Two digit figures followed by multiplier
(number of zeros to be added) e.g., 101 = 100 pF
Rated Voltage:
A = 50V, B = 100V
Capacitance Tolerance:
J ± 5%, K ± 10%, M ± 20%
Termination Finish:
M = Palladium Silver
N = Silver Nickel Gold
S = Solder-coated
U = Base Metallization/Barrier
Metal/Solder Coated*
W = Base Metallization/Barrier
Metal/Tinned (Tin or Tin/
Lead Alloy)
*Solder shall have a melting point of 200°C or less.
Failure Rate Level:
M = 1.0%, P = .1%, R = .01%,
S = .001%
Packaging:
Bulk is standard packaging. Tape and reel
per RS481 is available upon request.
CROSS REFERENCE: AVX/MIL-PRF-55681/CDR01 THRU CDR06*
Per
MIL-PRF-55681
CDR01
CDR02
CDR03
CDR04
CDR05
CDR06
AVX
Style
0805
1805
1808
1812
1825
2225
Length (L)
.080 ± .015
.180 ± .015
.180 ± .015
.180 ± .015
.180 +.020
-.015
.225 ± .020
Width (W)
.050 ± .015
.050 ± .015
.080 ± .018
.125 ± .015
.250 +.020
-.015
.250 ± .020
Thickness (T)
Max.
Min.
.055
.055
.080
.080
.080
.080
.020
.020
.020
.020
.020
.020
D
Max.
Min.
.030
Termination Band (t)
Max.
Min.
.030
.030
.030
.030
.030
.010
.010
.010
.010
.010
.010
*For CDR11, 12, 13, and 14 see AVX Microwave Chip Capacitor Catalog
79
Xilinx FPGA Design Authority Guide
"EDA Engineering Technology Series: Xilinx FPGA Design Authoritative Guide" systematically and comprehensively introduces the methods, theories and applications of Xilinx programmable logic device des...
白丁 FPGA/CPLD
AVR MCU experimental development board schematic diagram, simulation diagram and PCB layout
Does anyone have the schematic diagram, simulation diagram and PCB layout of the AVR microcontroller experimental development board? It can be opened in protues for simulation testing. There is a hex ...
小流星abc Microchip MCU
MAX2235 Circuit Board Layout Optimization Techniques
MAX2235 Circuit Board Layout Optimization TechniquesThe MAX2235 is a three-stage power amplifier that operates in the 800MHz to 1000MHz range and can provide up to 30dBm output power for GSM and ISM d...
fighting Analog electronics
Dormitory burglar alarm based on sensortag
The application of gyroscope in anti-theft is a common topic. This is more suitable for detecting cabinet doors rather than dormitory doors, because other roommates in the dormitory will often go in a...
chilezhima Wireless Connectivity
Let’s talk about entry-level power ICs. TL494 is a perfect push-pull driver.
Due to some reasons, I am under a lot of pressure now. I hope you guys can support me and discuss more. I hope I can get relief soon! I like inverters and I am very passionate about it now. I have mad...
wxf1357 Analogue and Mixed Signal
DW8051 (source code + documentation) two posts a day
Everyone is welcome to download!...
逍遥 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1694  552  205  2647  2546  35  12  5  54  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号