D0600ANX2B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> D0600ANX2B

D0600ANX2B: DescriptionMicroprocessor, 64-Bit, 600MHz, CMOS, PPGA462, STAGGERED, PGA-453; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，84 Pages; ManufacturerAMD; Websitehttp://www.amd.com

Download Datasheet Parametric View All

D0600ANX2B Overview

Microprocessor, 64-Bit, 600MHz, CMOS, PPGA462, STAGGERED, PGA-453

D0600ANX2B Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	AMD
Parts packaging code	PGA
package instruction	IPGA, SPGA462,37X37
Contacts	453
Reach Compliance Code	unknown
ECCN code	3A001.A.3
Address bus width	15
bit size	64
boundary scan	YES
maximum clock frequency	600 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	R-PPGA-P462
JESD-609 code	e0
length	49.53 mm
low power mode	YES
Number of terminals	462
Package body material	PLASTIC/EPOXY
encapsulated code	IPGA
Encapsulate equivalent code	SPGA462,37X37
Package shape	RECTANGULAR
Package form	GRID ARRAY, INTERSTITIAL PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.8,2.5 V
Certification status	Not Qualified
Maximum seat height	3.43 mm
speed	600 MHz
Maximum slew rate	17000 mA
Nominal supply voltage	1.8 V
surface mount	NO
technology	CMOS
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	49.53 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR

Preview

Download Datasheet

View All

Preliminary Information

AMD Duron

Processor

Data Sheet

Publication #

23802

Rev:

Issue Date:

June 2000

Preliminary Information

23802B—June 2000

AMD Duron™ Processor Data Sheet

Contents

Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

1.1

2.1

2.2

2.3

2.4

AMD Duron™ Processor Microarchitecture Summary . . . . . 2

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Signaling Technology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Push-Pull (PP) Drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

AMD System Bus Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Interface Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Logic Symbol Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

4.1

Power Management States . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Full-On . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Halt State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Stop Grant and Sleep States. . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Probe State. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Connection and Disconnection Protocol . . . . . . . . . . . . . . . . 11

Connection Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Connection State Machines . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

4.2

Thermal Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Electrical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

6.1

6.2

6.3

6.4

6.5

6.6

6.7

6.8

6.9

6.10

6.11

6.12

6.13

Voltage Identification (VID[4:0]) . . . . . . . . . . . . . . . . . . . . . . 20

Frequency Identification (FID[3:0]) . . . . . . . . . . . . . . . . . . . . 20

SYSCLK and SYSCLK# . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

VCCA AC and DC Characteristics . . . . . . . . . . . . . . . . . . . . . 21

Decoupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Absolute Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

SYSCLK and SYSCLK# AC and DC Characteristics . . . . . . 23

AMD System Bus AC/DC Characteristics . . . . . . . . . . . . . . . 24

Push-Pull Mode IV Curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

System Bus AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 26

Southbridge AC and DC Characteristics . . . . . . . . . . . . . . . . 27

APIC Pin AC and DC Characteristics . . . . . . . . . . . . . . . . . . . 29

Power-Up Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Signal Sequence and Timing Description . . . . . . . . . . . . . . . . 31

Clock Multiplier Selection (FID[3:0]) . . . . . . . . . . . . . . . . . . . 34

Processor Warm Reset Requirements . . . . . . . . . . . . . . . . . . 36

The AMD Duron Processor and Northbridge Reset Pins . . . 36

Signal and Power-Up Requirements . . . . . . . . . . . . . . . . . . . . 31

7.1

7.2

Contents

iii

Preliminary Information

AMD Duron™ Processor Data Sheet

23802B—June 2000

Mechanical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37

8.1

8.2

8.3

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Pinout Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Socket Tabs for Heatsink Clips . . . . . . . . . . . . . . . . . . . . . . . 41

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Pin List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Detailed Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . .

A20M# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

AMD Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

AMD System Bus Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Analog Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CLKFWDRST Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CLKIN, RSTCLK (SYSCLK) Pins . . . . . . . . . . . . . . . . . . . . . .

CONNECT Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

COREFB and COREFB# Pins . . . . . . . . . . . . . . . . . . . . . . . . .

DBRDY and DBREQ# Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . .

FERR Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

FID[3:0] Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

FLUSH# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

IGNNE# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

INIT# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

INTR Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

JTAG Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

K7CLKOUT and K7CLKOUT# Pins . . . . . . . . . . . . . . . . . . . .

Key Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

NC Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

NMI Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PGA Orientation Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PLL Bypass and Test Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PWROK Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SADDIN[1]# and SADDOUT[1:0]# Pins . . . . . . . . . . . . . . . . .

Scan Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SCHECK[7:0]# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SMI# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

STPCLK# Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SYSCLK and SYSCLK# Pins . . . . . . . . . . . . . . . . . . . . . . . . . .

SYSVREFMODE Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

VCCA Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

VID[4:0] Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

VREFSYS Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

ZN, VCC_Z, ZP, and VSS_Z Pins . . . . . . . . . . . . . . . . . . . . . . .

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43

9.1

9.2

9.3

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67

Standard AMD Duron Processor Products. . . . . . . . . . . . . . . . . . . . . 67

Appendix A Conventions, Abbreviations, and References . . . . . . . . . . . . . . . . . . . . .69

Contents

Recommended Resources

High impedance pH detection amplifier circuit

Two-channel audio signal conditioning circuit

Light-controlled anti-theft alarm circuit using photosensitive diode b

AC power supply voltage out-of-limit indication circuit

Buzzer doorbell circuit

square root circuit

Practical electronic scale: [i=s] This post was last edited by paulhyde on 2014-9-15 09:38 [/i] After two days of hard work, it finally workedThere are procedures, there are real-time explanations...; poly Electronics Design Contest

On the Army Day, I salute all the soldiers! Happy holidays!: The Army Day is here, I wish all the soldiers a happy holiday! Your protection makes our life stable! {:1_139:} You've worked hard!!! Did you watch the military parade yesterday? I found a complete vi...; okhxyyo Talking

Urgently seeking talents!!!: Hello everyone! I am a headhunting company in Beijing. We have dozens of communication positions waiting for you! If you are interested, please contact me. If you are suitable, we will recommend you i...; longcaojiao Embedded System

Problems with compiling camera acquisition programs under PXA255: 0: ELF 32-bit LSB shared object, ARM, version 1 (ARM), not stripped [root@localhost lib]# file libjpeg.so.62.0.0 libjpeg.so.62.0.0: ELF 32-bit LSB shared object, ARM, version 1 (ARM), not stripped vid...; tianhao Embedded System

Performance Comparison of Integrated RF Mixers and Passive Mixer Solutions: Abstract: This application note compares the overall performance of integrated RF mixers and passive mixers, discusses the key features of both solutions, and identifies the main advantages of integra...; 吸铁石上 RF/Wirelessly

How are these two packages packaged?: [size=5]T40 and R40, how to package these two electronic components on 99SE? How to make them if there is no component library? I am using 99se! Please give me some advice, thank you! ! ! ! [/size]...; m1234555 PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components