M381L6423BT1-LB0 datasheet, PDF

Datasheet> All Categories > storage> storage> M381L6423BT1-LB0

M381L6423BT1-LB0: DescriptionDDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184; Categorystorage storage; File Size104KB，16 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet Parametric Compare View All

M381L6423BT1-LB0 Overview

DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184

M381L6423BT1-LB0 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SAMSUNG
Parts packaging code	DIMM
package instruction	DIMM, DIMM184
Contacts	184
Reach Compliance Code	unknown
ECCN code	EAR99
access mode	DUAL BANK PAGE BURST
Maximum access time	0.75 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	133 MHz
I/O type	COMMON
JESD-30 code	R-XDMA-N184
memory density	4831838208 bit
Memory IC Type	DDR DRAM MODULE
memory width	72
Humidity sensitivity level	1
Number of functions	1
Number of ports	1
Number of terminals	184
word count	67108864 words
character code	64000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64MX72
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	DIMM
Encapsulate equivalent code	DIMM184
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	225
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
self refresh	YES
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

M381L6423BT1

184pin Unbuffered DDR SDRAM MODULE

512MB DDR SDRAM MODULE

(64Mx72(32Mx72*2 bank) based on 32Mx8 DDR SDRAM)

Unbuffered 184pin DIMM

72-bit ECC/Parity

Revision 1.1

May. 2002

Rev. 1.1 May. 2002

M381L6423BT1-LB0 Related Products

	M381L6423BT1-LB0	M381L6423BT1-CA2	M381L6423BT1-LA2	M381L6423BT1-CB0	M381L6423BT1-CA0	M381L6423BT1-LA0
Description	DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184	DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184	DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184	DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184	DDR DRAM Module, 64MX72, 0.8ns, CMOS, DIMM-184	DDR DRAM Module, 64MX72, 0.8ns, CMOS, DIMM-184
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
package instruction	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184
Contacts	184	184	184	184	184	184
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknow
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST
Maximum access time	0.75 ns	0.75 ns	0.75 ns	0.75 ns	0.8 ns	0.8 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	133 MHz	143 MHz	143 MHz	133 MHz	125 MHz	125 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184
memory density	4831838208 bit	4831838208 bit	4831838208 bit	4831838208 bit	4831838208 bit	4831838208 bi
Memory IC Type	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE
memory width	72	72	72	72	72	72
Humidity sensitivity level	1	1	1	1	1	1
Number of functions	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1
Number of terminals	184	184	184	184	184	184
word count	67108864 words	67108864 words	67108864 words	67108864 words	67108864 words	67108864 words
character code	64000000	64000000	64000000	64000000	64000000	64000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	64MX72	64MX72	64MX72	64MX72	64MX72	64MX72
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
Encapsulate equivalent code	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	225	225	225	225	225	225
power supply	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	8192	8192	8192	8192	8192	8192
self refresh	YES	YES	YES	YES	YES	YES
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maker	SAMSUNG	-	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG

Recommended Resources

Two basic circuits of photorelay a

Interesting duxianqin circuit

Double digital display fixed switch controller circuit

IX0247CE series internal circuit diagram

Circuit for converting segment display code to BCD code

820e computer motherboard circuit diagram_04

2440 Camera interface configuration: Hello everyone, I have a question about 2440. I use 2440 to connect a camera with ITU656 interface timing, why can't I receive the synchronization signal? The synchronization output from the module st...; windstarcn Embedded System

【Design Tools】LogiCORE IP Initiator/Target v3.1 for PCI Getting Started Guide: The LogiCORE IP Initiator/Target v3.1 for PCI Getting Started Guide provides fully verified 32-bit and 64-bit pre-implemented PCI bus interfaces. This guide describes the design flow for supported Vir...; GONGHCU FPGA/CPLD

Modlesim Advanced Techniques: Modlesim Advanced Techniques...; 雷北城 FPGA/CPLD

[Interview Tips] Tips for answering "Why did you leave?" during an interview: [p=25, 2, left][font=Tahoma,][color=#333333][font=微软雅黑, arial, verdana]“Why did you quit your last job?” is a question that daunts even the most confident job seeker. Whether your answer is simple or ...; 莫妮卡 Talking

Answer: What is ASIC? What is FPGA?: Q: The Chinese translation of ASIC is Application Specific Integrated Circuit. Why is it called an embedded microprocessor? Is FPGA also an embedded microprocessor? I heard someone say that FPGA refer...; loca FPGA/CPLD

Questions about serial port blocking in WinCE5.0 on S3C2440 platform: Questions about serial port sending blockage in S3C2440 platform WinCE5.0: I developed a software, using TQ's SKY2440 development board as a template, and using the BSP package ported from 4.2 to winc...; kgood Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components