EEWORLDEEWORLDEEWORLD

Part Number

Search

LP24-18-FREQ5-20E1JH

Description
Parallel - Fundamental Quartz Crystal, 7MHz Min, 9MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP24-18-FREQ5-20E1JH Overview

Parallel - Fundamental Quartz Crystal, 7MHz Min, 9MHz Max, ROHS COMPLIANT PACKAGE-2

LP24-18-FREQ5-20E1JH Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.0015%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP24
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency9 MHz
Minimum operating frequency7 MHz
Maximum operating temperature75 °C
Minimum operating temperature-30 °C
physical sizeL10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
DALSA P3-80-08K40 Line Scan Camera Teardown
The P3-80-08K40 this time is higher-end than the S2-12-02K40 I disassembled last time. It supports 8192 pixels, S2-12-02K40 is 2048 pixels Maximum frame rate 33.7KHz, S2-12-02K40 is 18KHz Supports 8-b...
littleshrimp Integrated technical exchanges
A collection of outstanding works from the National Electronic Design Competition???
Which book or website has a collection of outstanding works from the National Electronic Design Competition in recent years? ? ?...
haian_bch Embedded System
Kewei PLC chipset development example (Part 2)
If you want to do your work well, you must first sharpen your tools. What tools do you need to develop Kewei PLC chipsets? Don't worry, I'll tell you one by one: 1. KEIL2 or KEIL3, this is necessary. ...
断琴残风 Industrial Control Electronics
A strong man's experience in e-sports competitions
[i=s]This post was last edited by paulhyde on 2014-9-15 09:42[/i]This is a great experience introduction to the competition that is worth learning from! It will help you avoid detours!!...
贺增甫 Electronics Design Contest
[Transfer] The difference between push-pull output and open-drain output
Push-Pull output is generally referred to as push-pull output. It should be more suitable than CMOS output in CMOS circuits because the push-pull output capacity in CMOS cannot be as large as that of ...
azhiking Microcontroller MCU
[Samples] + New experience after TI changed the interface
[i=s]This post was last edited by johnrey on 2014-12-11 23:49[/i] A word for the beginning. I have participated in two rounds of Ti sample events, and gradually stopped applying for the event. In fact...
johnrey TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 868  2790  1333  786  1815  18  57  27  16  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号