V55C2128164VAI7E datasheet, PDF

Datasheet> All Categories > storage> storage> V55C2128164VAI7E

V55C2128164VAI7E: DescriptionSynchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, GREEN, PLASTIC, TSOP2-54; Categorystorage storage; File Size599KB，46 Pages; ManufacturerProMOS Technologies Inc

Download Datasheet Parametric View All

V55C2128164VAI7E Overview

Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, GREEN, PLASTIC, TSOP2-54

V55C2128164VAI7E Parametric

Parameter Name	Attribute value
Maker	ProMOS Technologies Inc
Parts packaging code	TSOP2
package instruction	TSOP2,
Contacts	54
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	5.4 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PDSO-G54
length	22.38 mm
memory density	134217728 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	54
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	8MX16
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Certification status	Not Qualified
Maximum seat height	1.2 mm
self refresh	YES
Maximum supply voltage (Vsup)	2.9 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
width	10.16 mm

V55C2128164VAI7E Preview

V55C2128164VA

128Mbit MOBILE SDRAM

2.5 VOLT, TSOP II / FBGA PACKAGE

8M X 16

System Frequency (f

)

Clock Cycle Time (t

CK3

)

Clock Access Time (t

AC3

) CAS Latency = 3

Clock Access Time (t

AC2

) CAS Latency = 2

Clock Access Time (t

AC1

) CAS Latency = 1

143 MHz

7 ns

5.4 ns

6 ns

19 ns

8PC

125 MHz

8 ns

6 ns

19 ns

100MHz

10 ns

7 ns

8 ns

22 ns

Features

■

4 banks x 2Mbit x 16 organization

■

High speed data transfer rates up to 143 MHz

■

Full Synchronous Dynamic RAM, with all signals

referenced to clock rising edge

■

Single Pulsed RAS Interface

■

Data Mask for Read/Write Control

■

Four Banks controlled by BA0 & BA1

■

Programmable CAS Latency:1, 2, 3

■

Programmable Wrap Sequence: Sequential or

Interleave

■

Programmable Burst Length:

1, 2, 4, 8, Full page for Sequential Type

1, 2, 4, 8 for Interleave Type

■

Multiple Burst Read with Single Write Operation

■

Automatic and Controlled Precharge Command

■

Random Column Address every CLK (1-N Rule)

■

Power Down Mode and Clock Suspend Mode

■

Deep Power Mode

■

Auto Refresh and Self Refresh

■

Refresh Interval: 4096 cycles/64 ms

■

Available in 54-ball FBGA (with 9x6 ball array

with 3 depopulated rows, 8x8 mm), and 54 pin

TSOP II

■

VDD=2.5V, VDDQ=1.8V

■

Programmable Power Reduction Feature by par-

tial array activation during Self-Refresh

■

Operating Temperature Range

Commercial (

0°C to 70°C)

Extended (-40°C to +85°C)

Device Usage Chart

Operating

Temperature

Range

0°C to 70°C

-40°C to 85°C

Package Outline

C/T

•

Access Time (ns)

•

8PC

•

Temperature

Mark

Commercial

Extended

V55C2128164VA Rev. 1.4 March 2006

ProMOS TECHNOLOGIES

Part Number Information

V55C2128164VA

ProMOS

5 5

1 2 8 1 6

ORGANIZATION

& REFRESH

1Mx16, 2K : 1616

4Mx16, 4K : 6516

OTHER

: CL2

TYPE

54 : SDRAM

55 : MOBILE SDRAM

32Mx4, 4K : 12840

16Mx8, 4K : 12880

64Mx4, 8K : 25640

32Mx8, 8K : 25680

128Mx4, 8K : 51240

64Mx8, 8K : 51280

8Mx16, 4K : 12816

BLANK: CL3

TEMPERATURE

BLANK: 0 - 70C

16Mx16, 8K : 25616

32Mx16, 8K : 51216

-40 - 85C

-40 - 125C

CMOS

BANKS

VOLTAGE

2 : 2 BANKS

4 : 4 BANKS

8 : 8 BANKS

REV LEVEL

A: 1st

B: 2nd

C: 3rd

D: 4th

PACKAGE

LEAD

PLATING

GREEN PACKAGE

DESCRIPTION

TSOP

60-Ball FBGA

54-BallFBGA

BGA

Die-stacked TSOP

Die-stacked FBGA

I/O

V: LVTTL

SPEED

10 : 100MHz

8 : 125MHz

75 : 133MHz

7 : 143MHz

6 : 166MHz

5 : 200MHz

3.0V

3.3 V

2.5 V

1.8 V

SPECIAL FEATURE

L : LOW POWER GRADE

U : ULTRA LOW POWER GRADE

* RoHS: Restriction of Hazardous Substances

* Green: RoHS-compliant and Halogen-free

V55C2128164VA Rev. 1.4 March 2006

ProMOS TECHNOLOGIES

V55C2128164VA

Description

FBGA

Pkg.

Pin Count

60 Pin WBGA PIN CONFIGURATION

Top View

Pin Configuration for x16 devices:

VDD

DQ1

DQ3

DQ5

VSS DQ15 VSSQ

DQ14 DQ13 VDDQ

DQ12 DQ11 VSSQ

DQ10 DQ9 VDDQ

DQ8

VSS

CKE

VDDQ DQ0

VSSQ DQ2

VDDQ DQ4

VSSQ DQ6

VDD LDQM DQ7

CAS

BA0

RAS

BA1

A10

VDD

UDQM CLK

VSS

A11

< Top-view >

V55C2128164VA Rev.1.4 March 2006

ProMOS TECHNOLOGIES

V55C2128164VA

Description

TSOP-II

Pkg.

Pin Count

54 Pin Plastic TSOP-II

PIN CONFIGURATION

Top View

I/O

CCQ

I/O

SSQ

I/O

CCQ

I/O

SSQ

I/O

LDQM

CAS

RAS

BA0

BA1

Pin Names

CLK

CKE

Clock Input

Clock Enable

Chip Select

Row Address Strobe

Column Address Strobe

Write Enable

Address Inputs

Bank Select

Data Input/Output

Data Mask

Power (+2.5V)

Ground

Power for I/O’s (+1.8V)

Ground for I/O’s

Not connected

I/O

SSQ

I/O

CCQ

I/O

SSQ

I/O

CCQ

I/O

UDQM

CLK

CKE

RAS

CAS

–A

BA0, BA1

I/O

–I/O

LDQM, UDQM

CCQ

SSQ

V55C2128164VA Rev. 1.4 March 2006

ProMOS TECHNOLOGIES

V55C2128164VA

Description

The V55C2128164VA is a four bank Synchronous DRAM organized as 4 banks x 2Mbit x 16. The

V55C2128164VA achieves high speed data transfer rates up to 143 MHz by employing a chip architecture

that prefetches multiple bits and then synchronizes the output data to a system clock.

All of the control, address, data input and output circuits are synchronized with the positive edge of an ex-

ternally supplied clock.

Operating the four memory banks in an interleaved fashion allows random access operation to occur at

higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 143 MHz is

possible depending on burst length, CAS latency and speed grade of the device.

Signal Pin Description

CLK

Type

Input

Signal

Pulse

Polarity

Positive

Edge

Function

The system clock input. All of the SDRAM inputs are sampled on the rising edge of the

clock.

CKE

Input

Level

Active High Activates the CLK signal when high and deactivates the CLK signal when low, thereby

initiates either the Power Down mode or the Self Refresh mode.

Active Low CS enables the command decoder when low and disables the command decoder when

high. When the command decoder is disabled, new commands are ignored but previous

operations continue.

Active Low When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the

command to be executed by the SDRAM.

—

During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11)

when sampled at the rising clock edge.

During a Read or Write command cycle, A0-An defines the column address (CA0-CAn)

when sampled at the rising clock edge.CAn depends from the SDRAM organization:

• 8M x 16 SDRAM CA0–CA8.

In addition to the column address, A10(=AP) is used to invoke autoprecharge operation

at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and

BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled.

During a Precharge command cycle, A10(=AP) is used in conjunction with BA0 and BA1

to control which bank(s) to precharge. If A10 is high, all four banks will BA0 and BA1 are

used to define which bank to precharge.

Input

Pulse

RAS, CAS

A0 - A11

Input

Pulse

Input

Level

BA0,

BA1

DQx

Input

Level

—

Selects which bank is to be active.

Input

Output

Input

Level

—

Data Input/Output pins operate in the same manner as on conventional DRAMs.

LDQM

UDQM

Pulse

Active High The Data Input/Output mask places the DQ buffers in a high impedance state when sam-

pled high. In Read mode, DQM has a latency of two clock cycles and controls the output

buffers like an output enable. In Write mode, DQM has a latency of zero and operates as

a word mask by allowing input data to be written if it is low but blocks the write operation

if DQM is high.

Power and ground for the input buffers and the core logic.

VCC, VSS

VCCQ

VSSQ

Supply

—

Isolated power supply and ground for the output buffers to provide improved noise

immunity.

V55C2128164VA Rev. 1.4 March 2006

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Power outage sound and light alarm circuit

Soft start regulated power supply circuit 4

upc1651 FM wireless microphone circuit diagram

614-M (500VA) AC voltage regulator circuit

4~20mA transmitter interface circuit

sine wave oscillator

Let’s discuss: What switch is best for detecting aluminum materials?: I want to detect non-stick pans with aluminum, and to detect whether there is a pan on the hanger. This pan is not completely aluminum. The proximity switch I used before could not be realized due to ...; eeleader Industrial Control Electronics

How to burn FLASH and move the program (bootloader) of F2812: The "materials" required for the method of burning FLASH and moving the program (bootloader) of F2812: 1. A set of F2812 evaluation boards 2. DSP--CCS platform 3. A set of simulation products 4. Progr...; Aguilera Microcontroller MCU

Relay knowledge help!!: I want to control a relay with a voltage of 12VDC and a current of more than 15A. Can any experts tell me what models can meet my needs?...; lpf17 Power technology

WrongROMtableComponentID error occurs when debugging stm32: Yesterday, when I was debugging stm32, a wrong rom tablecomponent id error suddenly appeared when downloading the program. A dialog box popped up saying no cortex_m device found in jtag chain. I tried...; qw12345 stm32/stm8

The input is 3.3V TTL high and low level. In theory, the output of Darlington should be the opposite level of TTL. I checked it...: The input is 3.3V TTL high and low level. The Darlington output should be the opposite level of TTL. I checked and it is always in the same state. What's going on?Also, the PMOS at the back end is alw...; chuzhaonan Motor Drive Control（Motor Control）

Can a 4A constant current circuit be made using a 3-pole tube?: Please give me some advice....; 老夫子 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components