EEWORLDEEWORLDEEWORLD

Part Number

Search

V62C1884096LL-85BI

Description
Standard SRAM, 512KX8, 85ns, CMOS, PBGA36, 8 X 10 MM, CSP, BGA-36
Categorystorage    storage   
File Size47KB,10 Pages
ManufacturerMosel Vitelic Corporation ( MVC )
Websitehttp://www.moselvitelic.com
Download Datasheet Parametric Compare View All

V62C1884096LL-85BI Overview

Standard SRAM, 512KX8, 85ns, CMOS, PBGA36, 8 X 10 MM, CSP, BGA-36

V62C1884096LL-85BI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMosel Vitelic Corporation ( MVC )
Parts packaging codeBGA
package instructionTFBGA, BGA36,6X8,30
Contacts36
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time85 ns
I/O typeCOMMON
JESD-30 codeR-PBGA-B36
JESD-609 codee0
length10 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals36
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize512KX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA36,6X8,30
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.000002 A
Minimum standby current1 V
Maximum slew rate0.03 mA
Maximum supply voltage (Vsup)2.3 V
Minimum supply voltage (Vsup)1.8 V
Nominal supply voltage (Vsup)2 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch0.75 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width8 mm

V62C1884096LL-85BI Preview

MOSEL VITELIC
V62C1884096
512K X 8, CMOS STATIC RAM
PRELIMINARY
Features
s
s
s
s
s
s
s
s
High-speed: 85, 100 ns
Ultra low standby current of 2
µ
A (max.)
Fully static operation
All inputs and outputs directly compatible
Three state outputs
Ultra low data retention current (V
CC
= 1.0V)
Operating voltage: 1.8V–2.3V
Packages
– 36-Ball CSP BGA (8mm x 10mm)
Description
The V62C1884096 is a very low power CMOS
static RAM organized as 524,288 words by 8 bits.
Easy memory expansion is provided by an active
LOW CE1, and active HIGH CE2, an active LOW
OE, and three static I/O’s. This device has an
automatic power-down mode feature when
deselected.
Functional Block Diagram
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
Input Buffer
Row Decoder
Sense Amp
I/O
8
1024
x
4096
I/O1
Column Decoder
A
10
A
11
A
12
A
13
A
14
A
15
A
16
A
17
A
18
Control
Circuit
OE
WE
CE1
CE2
Device Usage Chart
Operating
Temperature
Range
0
°
C to 70
°
C
–40
°
C to +85
°
C
Package
Outline
B
Access Time (ns)
85
100
L
Power
LL
Temperature
Mark
Blank
I
V62C1884096 Rev. 1.2 June 2000
1
MOSEL VITELIC
Pin Descriptions
A
0
–A
18
Address Inputs
These 19 address inputs select one of the 512K x 8
bit segments in the RAM.
CE
1
, CE
2
Chip Enable Inputs
CE
1
is active LOW and CE
2
is active HIGH. Both
chip enables must be active to read from or write to
the device. If either chip enable is not active, the
device is deselected and is in a standby power
mode. The I/O pins will be in the high-impedance
state when deselected.
Output Enable Input
OE
The Output Enable input is active LOW. With chip
enabled, when OE is LOW and WE HIGH, data of
the selected memory location will be available on
the I/O pins. When OE is HIGH, the I/O pins will be
in the high impedance state.
V62C1884096
WE
Write Enable Input
The write enable input is active LOW and controls
read and write operations. With the chip enabled,
when WE is HIGH and OE is LOW, output data will
be present at the I/O pins; when WE is LOW and
OE is HIGH, the data present on the I/O pins will be
written into the selected memory locations.
I/O
1
–I/O
8
Data Input and Data Output Ports
These 8 bidirectional ports are used to read data
from and write data into the RAM.
V
CC
GND
Power Supply
Ground
Pin Configurations (Top View)
36 BGA
1
A
B
C
D
E
F
G
H
2
3
4
5
6
A
B
C
D
E
F
G
H
1
A0
I/O5
I/O6
VSS
VCC
I/O7
I/O8
A9
2
A1
A2
NB
NB
NB
NB
OE
A10
3
CE2
WE
NC
NB
NB
A18
CE1
A11
4
A3
A4
A5
NB
NB
A17
A16
A12
5
A6
A7
NB
NB
NB
NB
A15
A13
6
A8
I/O1
I/O2
VCC
VSS
I/O3
I/O4
A14
Note:
NC means no connect.
NB means no ball.
TOP VIEW
TOP VIEW
V62C1884096 Rev. 1.2 June 2000
2
MOSEL VITELIC
Part Number Information
V
MOSEL-VITELIC
MANUFACTURED
V62C1884096
62
C
18
8
4096
TEMP.
SRAM
FAMILY
OPERATING
VOLTAGE
DENSITY
PWR.
4096K
SPEED
85 ns
100 ns
PKG
BLANK = 0°C to 70°C
I = -40°C to +85°C
62 = STANDARD
C = CMOS PROCESS
18 = 1.8V–2.3V
T = TSOP STANDARD
B = BGA
ORGANIZATION
8 = 8-bit
L = LOW POWER
LL = LOW LOW POWER
Absolute Maximum Ratings
(1)
Symbol
V
CC
V
N
V
DQ
T
BIAS
T
STG
Parameter
Supply Voltage
Input Voltage
Input/Output Voltage Applied
Temperature Under Bias
Storage Temperature
Commercial
-0.5 to + V
CC
+ 0.5
-0.5 to + V
CC
+ 0.5
V
CC
+ 0.3
-10 to +125
-55 to +125
Industrial
-0.5 to + V
CC
+ 0.5
-0.5 to + V
CC
+ 0.5
V
CC
+ 0.3
-65 to +135
-65 to +150
Units
V
V
V
°
C
°
C
NOTE:
1. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Capacitance*
T
A
= 25
°
C, f = 1.0MHz
Symbol
C
IN
C
OUT
Parameter
Input Capacitance
Output Capacitance
Conditions
V
IN
= 0V
V
I/O
= 0V
Max.
6
8
Unit
pF
pF
Truth Table
Mode
Standby
Standby
Output Disable
Read
Write
CE
1
H
X
L
L
L
CE
2
X
L
H
H
H
OE
X
X
H
L
X
WE
X
X
H
H
L
I/O
Operation
High Z
High Z
High Z
D
OUT
D
IN
NOTE:
1. This parameter is guaranteed and not tested.
NOTE:
X = Don’t Care, L = LOW, H = HIGH
V62C1884096 Rev. 1.2 June 2000
3
MOSEL VITELIC
DC Electrical Characteristics
(over all temperature ranges, V
CC
= 1.8V–2.3V)
Symbol
V
IL
V
IH
I
IL
I
OL
V
OL
V
OH
V62C1884096
Parameter
Input LOW Voltage
(1,2)
Input HIGH Voltage
(1)
Input Leakage Current
Output Leakage Current
Output LOW Voltage
Output HIGH Voltage
Test Conditions
Min.
-0.3
1.6
Typ.
Max.
0.4
V
CC
+0.3
1
1
0.4
Units
V
V
µ
A
µ
A
V
V
V
CC
= Max, V
IN
= 0V to V
CC
V
CC
= Max, CE
1
= V
IH
, V
OUT
= 0V to V
CC
V
CC
= Min, I
OL
= 2mA
V
CC
= Min, I
OH
= -0.5mA
V
CC
–0.4
Symbol
I
CC1
Parameter
Average Operating Current, CE
1
= V
IL
, CE
2
= V
CC
– 0.2, Output Open,
V
CC
= Max.
TTL Standby Current
CE
1
V
IH
, CE
2
V
IL
, V
CC
= Max., f = 0
CMOS Standby Current, CE
1
V
CC
– 0.2V, CE
2
0.2V,
V
IN
V
CC
– 0.2V or V
IN
0.2V, V
CC
= Max., f = 0
f = fmax
f = 1 MHz
L
LL
L
LL
Comm.
(3)
25
2
0.4
0.3
5
2
Ind.
(3)
30
3
0.5
0.3
7
3
Units
mA
I
SB
mA
I
SB1
µA
NOTES:
1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. V
IL
(Min.) = -3.0V for pulse width < t
RC
/2.
3. Maximum value.
AC Test Conditions
Input Pulse Levels
Input Rise and Fall Times
Timing Reference Levels
Output Load
0 to 1.6V
5 ns
0.9V
see below
AC Test Loads and Waveforms
C
L
*
TTL
C
L
= 30pF + 1TTL Load
* Includes scope and jig capacitance
V62C1884096 Rev. 1.2 June 2000
4
MOSEL VITELIC
Data Retention Characteristics
Symbol
V
DR
V62C1884096
Parameter
V
CC
for Data Retention
CE
1
V
CC
– 0.2V, CE
2
< 0.2V, V
IN
V
CC
– 0.2V,
or V
IN
0.2V
Data Retention Current
CE
1
V
DR
– 0.2V, CE
2
< 0.2V, V
IN
V
CC
– 0.2V,
or V
IN
0.2V, V
DR
= 1.0V
Com’l
Power
Min.
1.0
Typ.
(2)
Max.
2.3
Units
V
I
CCDR
L
LL
0
t
RC(1)
1
0.5
3
1.5
5
2
µA
Ind.
L
LL
t
CDR
t
R
Chip Deselect to Data Retention Time
Operation Recovery Time (see Retention Waveform)
ns
ns
NOTES:
1. t
RC
= Read Cycle Time
2. T
A
= +25°C.
Low V
CC
Data Retention Waveform (1) (CE
1
Controlled)
Data Retention Mode
V
CC
1.8V
t
CDR
CE
1
1.6V
CE
1
V
CC
– 0.2V
V
DR
1V
t
R
1.6V
1.8V
Key to Switching Waveforms
WAVEFORM
INPUTS
MUST BE
STEADY
MAY CHANGE
FROM H TO L
OUTPUTS
WILL BE
STEADY
WILL BE
CHANGING
FROM H TO L
WILL BE
CHANGING
FROM L TO H
CHANGING:
STATE
UNKNOWN
CENTER
LINE IS HIGH
IMPEDANCE
“OFF” STATE
MAY CHANGE
FROM L TO H
DON'T CARE:
ANY CHANGE
PERMITTED
DOES NOT
APPLY
V62C1884096 Rev. 1.2 June 2000
5

V62C1884096LL-85BI Related Products

V62C1884096LL-85BI V62C1884096L-85B V62C1884096LL-100BI V62C1884096LL-100B V62C1884096LL-85B V62C1884096L-100B
Description Standard SRAM, 512KX8, 85ns, CMOS, PBGA36, 8 X 10 MM, CSP, BGA-36 Standard SRAM, 512KX8, 85ns, CMOS, PBGA36, 8 X 10 MM, CSP, BGA-36 Standard SRAM, 512KX8, 100ns, CMOS, PBGA36, 8 X 10 MM, CSP, BGA-36 Standard SRAM, 512KX8, 100ns, CMOS, PBGA36, 8 X 10 MM, CSP, BGA-36 Standard SRAM, 512KX8, 85ns, CMOS, PBGA36, 8 X 10 MM, CSP, BGA-36 Standard SRAM, 512KX8, 100ns, CMOS, PBGA36, 8 X 10 MM, CSP, BGA-36
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible
Maker Mosel Vitelic Corporation ( MVC ) Mosel Vitelic Corporation ( MVC ) Mosel Vitelic Corporation ( MVC ) Mosel Vitelic Corporation ( MVC ) Mosel Vitelic Corporation ( MVC ) Mosel Vitelic Corporation ( MVC )
Parts packaging code BGA BGA BGA BGA BGA BGA
package instruction TFBGA, BGA36,6X8,30 TFBGA, BGA36,6X8,30 TFBGA, BGA36,6X8,30 TFBGA, BGA36,6X8,30 TFBGA, BGA36,6X8,30 TFBGA, BGA36,6X8,30
Contacts 36 36 36 36 36 36
Reach Compliance Code unknown unknown unknown unknown unknown unknown
ECCN code 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
Maximum access time 85 ns 85 ns 100 ns 100 ns 85 ns 100 ns
I/O type COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 code R-PBGA-B36 R-PBGA-B36 R-PBGA-B36 R-PBGA-B36 R-PBGA-B36 R-PBGA-B36
JESD-609 code e0 e0 e0 e0 e0 e0
length 10 mm 10 mm 10 mm 10 mm 10 mm 10 mm
memory density 4194304 bit 4194304 bit 4194304 bit 4194304 bit 4194304 bit 4194304 bit
Memory IC Type STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM
memory width 8 8 8 8 8 8
Number of functions 1 1 1 1 1 1
Number of terminals 36 36 36 36 36 36
word count 524288 words 524288 words 524288 words 524288 words 524288 words 524288 words
character code 512000 512000 512000 512000 512000 512000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 85 °C 70 °C 85 °C 70 °C 70 °C 70 °C
organize 512KX8 512KX8 512KX8 512KX8 512KX8 512KX8
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TFBGA TFBGA TFBGA TFBGA TFBGA TFBGA
Encapsulate equivalent code BGA36,6X8,30 BGA36,6X8,30 BGA36,6X8,30 BGA36,6X8,30 BGA36,6X8,30 BGA36,6X8,30
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 2 V 2 V 2 V 2 V 2 V 2 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
Maximum standby current 0.000002 A 0.000003 A 0.000002 A 0.0000015 A 0.0000015 A 0.000003 A
Minimum standby current 1 V 1 V 1 V 1 V 1 V 1 V
Maximum slew rate 0.03 mA 0.025 mA 0.03 mA 0.025 mA 0.025 mA 0.025 mA
Maximum supply voltage (Vsup) 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V
Minimum supply voltage (Vsup) 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V
Nominal supply voltage (Vsup) 2 V 2 V 2 V 2 V 2 V 2 V
surface mount YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form BALL BALL BALL BALL BALL BALL
Terminal pitch 0.75 mm 0.75 mm 0.75 mm 0.75 mm 0.75 mm 0.75 mm
Terminal location BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 8 mm 8 mm 8 mm 8 mm 8 mm 8 mm
What products will use STM32 microcontrollers?
What products will use STM32 microcontrollers?...
皓锋微电子 stm32/stm8
About PCB green oil
In PCB drawing, if you need to brush insulating ink on the copper foil on the PCB, which layer should be wired?...
单片机菜菜 PCB Design
TMS320F2812 USB interrupt transmission to achieve upper and lower computer communication routine
[size=6]TMS320F2812 USB interrupt transmission to achieve upper and lower computer communication routine[/size] [size=6] [/size] [size=6][/size]...
Jacktang Microcontroller MCU
PCB stackup design must follow two rules, do you know them?
In general, stacking design mainly follows two rules:1. Each routing layer must have an adjacent reference layer (power or ground);2. The adjacent main power layer and ground layer should maintain a m...
中信华 PCB Design
Embedded fonts
Now I want to add a font library to an embedded (digital photo frame), how to add it? Is there any standard font library, font library method?...
糖醋鲤鱼 Embedded System
MAX9061 Comparator Problem
As the title says: I designed a comparison circuit. When the comparator output is not connected to the Bluetooth chip IO port, the state flip is normal. However, when the output is connected to the IO...
killingspring Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1164  1246  2328  2803  1448  24  26  47  57  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号