CY7C1522KV18-200BZXC datasheet, PDF

Datasheet> All Categories > storage> storage> CY7C1522KV18-200BZXC

CY7C1522KV18-200BZXC: DescriptionDDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, 15 X 13 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165; Categorystorage storage; File Size883KB，32 Pages; ManufacturerCypress Semiconductor; Environmental Compliance

Download Datasheet Parametric View All

CY7C1522KV18-200BZXC Overview

DDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, 15 X 13 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165

CY7C1522KV18-200BZXC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Cypress Semiconductor
Parts packaging code	BGA
package instruction	15 X 13 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	0.45 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	200 MHz
I/O type	SEPARATE
JESD-30 code	R-PBGA-B165
length	15 mm
memory density	67108864 bit
Memory IC Type	DDR SRAM
memory width	8
Number of functions	1
Number of terminals	165
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	8MX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
power supply	1.5/1.8,1.8 V
Certification status	Not Qualified
Maximum seat height	1.4 mm
Minimum standby current	1.7 V
Maximum slew rate	0.37 mA
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	13 mm

Preview

Download Datasheet

View All

CY7C1522KV18, CY7C1529KV18

CY7C1523KV18, CY7C1524KV18

72-Mbit DDR II SIO SRAM 2-Word

Burst Architecture

Features

■

Functional Description

The CY7C1522KV18, CY7C1529KV18, CY7C1523KV18, and

CY7C1524KV18 are 1.8V Synchronous Pipelined SRAMs,

equipped with DDR II SIO (Double Data Rate Separate I/O)

architecture. The DDR II SIO consists of two separate ports: the

read port and the write port to access the memory array. The

read port has data outputs to support read operations and the

write port has data inputs to support write operations. The DDR

II SIO has separate data inputs and data outputs to completely

eliminate the need to “turnaround” the data bus required with

common I/O devices. Access to each port is accomplished

through a common address bus. Addresses for read and write

are latched on alternate rising edges of the input (K) clock. Write

data is registered on the rising edges of both K and K. Read data

is driven on the rising edges of C and C if provided, or on the

rising edge of K and K if C/C are not provided. Each address

location is associated with two 8-bit words in the case of

CY7C1522KV18, two 9-bit words in the case of

CY7C1529KV18, two 18-bit words in the case of

CY7C1523KV18, and two 36-bit words in the case of

CY7C1524KV18 that burst sequentially into or out of the device.

Asynchronous inputs include an output impedance matching

input (ZQ). Synchronous data outputs are tightly matched to the

two output echo clocks CQ/CQ, eliminating the need to capture

data separately from each individual DDR II SIO SRAM in the

system design. Output data clocks (C/C) enable maximum

system clocking and data synchronization flexibility.

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the C or C (or K or K in a single clock

domain) input clocks. Writes are conducted with on-chip

synchronous self-timed write circuitry.

72 Mbit Density (8M x 8, 8M x 9, 4M x 18, 2M x 36)

333 MHz Clock for High Bandwidth

2-word Burst for reducing Address Bus Frequency

Double Data Rate (DDR) Interfaces

(data transferred at 666 MHz) at 333 MHz

Two Input Clocks (K and K) for precise DDR Timing

❐

SRAM uses rising edges only

Two Input Clocks for Output Data (C and C) to minimize Clock

Skew and Flight Time mismatches

Echo Clocks (CQ and CQ) simplify Data Capture in High Speed

Systems

Synchronous Internally Self timed Writes

DDR II operates with 1.5 Cycle Read Latency when DOFF is

asserted HIGH

Operates similar to DDR-I Device with 1 Cycle Read Latency

when DOFF is asserted LOW

1.8V Core Power Supply with HSTL Inputs and Outputs

Variable Drive HSTL Output Buffers

Expanded HSTL Output Voltage (1.4V–V

)

❐

Supports both 1.5V and 1.8V IO supply

Available in 165-ball FBGA Package (13 x 15 x 1.4 mm)

Offered in both Pb-free and non Pb-free Packages

JTAG 1149.1 compatible Test Access Port

Phase Locked Loop (PLL) for accurate Data Placement

■

Configurations

CY7C1522KV18 – 8M x 8

CY7C1529KV18 – 8M x 9

CY7C1523KV18 – 4M x 18

CY7C1524KV18 – 2M x 36

Table 1. Selection Guide

Description

Maximum Operating Frequency

Maximum Operating Current

x18

x36

333 MHz

333

510

520

640

300 MHz

300

480

490

600

250 MHz

250

420

430

530

200 MHz

200

370

380

450

167 MHz

167

340

400

Unit

MHz

Cypress Semiconductor Corporation

Document Number: 001-00438 Rev. *F

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised January 29, 2010

[+] Feedback

Recommended Resources

Tire flat alarm circuit

Zero adjustment circuit

Frequency divider circuit diagram

Fast charger circuit diagram

Battery tester circuit diagram

555 simple capacitance power meter circuit

How about using KSZ8041FTL for optical PHY when connecting STM32F107 to fiber optic module? Has anyone used it?: I used STM32F107+DP89848+OCM2521 to build a fiber optic Ethernet. OCM2521 is a 100M multimode fiber optic module with a voltage level of 3.3v (LVPECL), but it didn't work. The loopback test was succes...; vikione stm32/stm8

Help stm32 short circuit: This is my first time making an STM32 board, model F103ZET6. After the PCB arrived, I soldered the STM32 to the board. Because the DCDC chip had not arrived yet, I brought out the SWD interface, used ...; jaccopa stm32/stm8

Discrete components to build a transistor amplifier circuit, emitter follower circuit with suitable static operating point and wide input voltage range: Transistor amplifier circuit: The input voltage range is wide, and the parameters of each component are based on actual experimental tests and have been adjusted to a suitable static operating point. ...; bqgup Creative Market

[Award Ceremony] Celebrate New Year's Day with a fever patch, and get great gifts. The list of winners is announced!!!: Activity details: [url=https://bbs.eeworld.com.cn/thread-363212-1-1.html]https://bbs.eeworld.com.cn/thread-363212-1-1.html[/url] Thank you for your continued support for EEWORLD forum in the new year....; EEWORLD社区 Talking

Looking for the detailed model of 3G module driver for Linux version, please see the content of the post urgently. . .: Looking for 3G module driver for Linux version Linux is a modified kernel version used on arm9. It is not old, but I don't know which one it is. The 3G module model is Ericsson F3507g Does anyone have...; pirate_ ARM Technology

PCB layout design for switching power supply with examples: [i=s]This post was last edited by ohahaha on 2016-5-30 10:29[/i] [color=rgb(42,42,42)][font=SimSun][size=11pt]Abstract: Switching power supply PCB layout is an important process in the development of ...; ohahaha PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components